INTRODUCTION

The ISC3N card is a PCI bus compatible Encoder Interface with Digital Inputs and Outputs that provides a direct transfer of position values from incremental encoders to the PC without any external position readout units. The additional digital input/output lines make the ISC3N card ideal for use in motion control systems, measurement applications, position regulations, etc. It is possible to connect up to three incremental encoders, and 16 digital inputs and outputs to the PC with a single ISC3N card.

FEATURES

- Counting in positive and negative direction
- Trigger initiated counting
- Trigger latched counting
- Position latched counting
- Reset/Preset
- Counting error detection (phase error)
- 16 programmable I/O lines divided in four groups
- 3 output lines may be programmed to output equality status bits
- 3 inputs as External triggers or additional inputs
- Interrupt request may be generated by Trigger, Error Detection or Position Equality
- Fast industry standard PCI interface

ISC3N CHARACTERISTICS

- Three 32-bit counters
- Input signals from incremental encoders:
  1. A, B, RI +5V TTL compatible
  2. A+, A-, B+, B-, RI+, RI- RS422 compatible
- Digital input filters  2 stages
- Input pulse width, low or high - $t_w$  60 ns min. (see figure below)
- Phase difference between any A and B signal transitions - $t_{AB}$  30 ns min. (see figure below)
- Digital Inputs and Outputs +5V TTL compatible, buffered, 47kΩ pull-ups
- Output current  25 mA max.
- Power consumption  200 mA max.
- IRQ line  INTA#
- PCI 5V, 32-bit, 33MHz compatible, PCI 3.3V optional
DESCRIPTION

Each encoder input channel of the ISC3N consists of a line receiver, quadrature decoder with phase error detection, control logic for trigger evaluation, 32-bit counter, 32-bit latch, 32-bit register and 32-bit equality comparator. It is possible to reset and preset the counter. The data from the counter is accessed only through the latch. The ISC3N can be programmed to operate in several different modes:

- counter counts independently of any trigger signals,
- counter starts counting when the trigger signal is detected,
- latch follows the counter, that is, the latch is transparent,
- counter data is latched whenever the trigger signal is detected,
- all counters are latched whenever selected counter data equals to register data (latching at desired position).

INSTALLATION

Power off your PC and insert the ISC3N card in a free PCI expansion slot. Upon power-up the operating system should detect the card. Then simply follow the Driver Installation Wizard.
# CONNECTOR PIN ASSIGNMENT

- **DB9X, Y, Z** Encoder Connectors, Sub-D DB9 female

<table>
<thead>
<tr>
<th>+5V TTL</th>
<th>RS422</th>
<th>Pin No.:</th>
<th>RS422</th>
<th>+5V TTL</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>GND</td>
<td>1</td>
<td>6</td>
<td>RI−</td>
</tr>
<tr>
<td>RI</td>
<td>RI+</td>
<td>2</td>
<td>7</td>
<td>B−</td>
</tr>
<tr>
<td>B</td>
<td>B+</td>
<td>3</td>
<td>8</td>
<td>A−</td>
</tr>
<tr>
<td>A</td>
<td>A+</td>
<td>4</td>
<td>9</td>
<td>GND</td>
</tr>
<tr>
<td>+5V</td>
<td>+5V</td>
<td>5</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **K2** I/O Connector, HD26 male or Sub-D DB25 female

<table>
<thead>
<tr>
<th>HD26</th>
<th>Pin No.:</th>
<th>HD26</th>
<th>DB25</th>
<th>Pin No.:</th>
<th>DB25</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>1</td>
<td>2</td>
<td>GND</td>
<td>1</td>
<td>14</td>
</tr>
<tr>
<td>EXTX–</td>
<td>3</td>
<td>4</td>
<td>EXTX–</td>
<td>2</td>
<td>15</td>
</tr>
<tr>
<td>EXTY–</td>
<td>5</td>
<td>6</td>
<td>EXTY–</td>
<td>3</td>
<td>16</td>
</tr>
<tr>
<td>EXTZ–</td>
<td>7</td>
<td>8</td>
<td>EXTZ–</td>
<td>4</td>
<td>17</td>
</tr>
<tr>
<td>GND</td>
<td>9</td>
<td>10</td>
<td>GND</td>
<td>5</td>
<td>18</td>
</tr>
<tr>
<td>IOB1</td>
<td>11</td>
<td>12</td>
<td>IOB1</td>
<td>6</td>
<td>19</td>
</tr>
<tr>
<td>IOB3</td>
<td>13</td>
<td>14</td>
<td>IOB3</td>
<td>7</td>
<td>20</td>
</tr>
<tr>
<td>IOB5</td>
<td>15</td>
<td>16</td>
<td>IOB5</td>
<td>8</td>
<td>21</td>
</tr>
<tr>
<td>IOB7</td>
<td>17</td>
<td>18</td>
<td>IOB7</td>
<td>9</td>
<td>22</td>
</tr>
<tr>
<td>IOB9</td>
<td>19</td>
<td>20</td>
<td>IOB9</td>
<td>10</td>
<td>23</td>
</tr>
<tr>
<td>IOB11</td>
<td>21</td>
<td>22</td>
<td>IOB11</td>
<td>11</td>
<td>24</td>
</tr>
<tr>
<td>IOB13</td>
<td>23</td>
<td>24</td>
<td>IOB13</td>
<td>12</td>
<td>25</td>
</tr>
<tr>
<td>IOB15</td>
<td>25</td>
<td>26</td>
<td>GND</td>
<td>13</td>
<td></td>
</tr>
</tbody>
</table>

The EXTi inputs are normally used as external triggers, but may also be used as additional general-purpose digital inputs. The IOB0..15 pins are programmable I/O lines divided in four groups by four. Each group may be programmed to function as inputs or as outputs. The pins IOB0..2 may be individually programmed to output the Count=Register (C=RI) equality status of the channels X, Y and Z, respectively.

Total loading of the +5V pins should be kept below 200mA. A short-circuit from these pins to any other pin must be avoided.

Connectors **K3** and **K4** are reserved for factory test.
### ISC3N Registers

<table>
<thead>
<tr>
<th>BAR</th>
<th>+3</th>
<th>+2</th>
<th>+1</th>
<th>+0</th>
</tr>
</thead>
<tbody>
<tr>
<td>+00</td>
<td></td>
<td></td>
<td>XCNT - X Counter</td>
<td></td>
</tr>
<tr>
<td>+04</td>
<td></td>
<td></td>
<td>XREG - X Register</td>
<td></td>
</tr>
<tr>
<td>+08</td>
<td></td>
<td></td>
<td>YCNT - Y Counter</td>
<td></td>
</tr>
<tr>
<td>+0C</td>
<td></td>
<td></td>
<td>YREG - Y Register</td>
<td></td>
</tr>
<tr>
<td>+10</td>
<td></td>
<td></td>
<td>ZCNT - Z Counter</td>
<td></td>
</tr>
<tr>
<td>+14</td>
<td></td>
<td></td>
<td>ZREG - Z Register</td>
<td></td>
</tr>
<tr>
<td>+18</td>
<td></td>
<td></td>
<td>IOP</td>
<td></td>
</tr>
<tr>
<td>+1C</td>
<td></td>
<td></td>
<td>IOCP</td>
<td></td>
</tr>
<tr>
<td>+20</td>
<td>SP</td>
<td>MCP</td>
<td>TSIEP</td>
<td>CP</td>
</tr>
<tr>
<td>+24</td>
<td></td>
<td></td>
<td>DOCP</td>
<td>ESDIP</td>
</tr>
</tbody>
</table>

**XCNT, YCNT, ZCNT – X, Y, Z Encoder Counters / offsets 00, 08, 10h**

<table>
<thead>
<tr>
<th>0</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>/CNT</td>
</tr>
</tbody>
</table>

**XREG, YREG, ZREG – X, Y, Z Compare Registers / offsets 04, 0C, 14h**

<table>
<thead>
<tr>
<th>04</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>/REG</td>
</tr>
</tbody>
</table>

**IOP – I/O Port / offset 18h**

<table>
<thead>
<tr>
<th>18</th>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IOB[15:0]</td>
</tr>
</tbody>
</table>

**IOCP – I/O Control Port / offset 1Ch**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GDD3</td>
<td>GDD2</td>
<td>GDD1</td>
<td>GDD0</td>
</tr>
</tbody>
</table>
**GDD**

<table>
<thead>
<tr>
<th>GDD/i</th>
<th>Group Data Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Inputs</td>
</tr>
<tr>
<td>1</td>
<td>Outputs</td>
</tr>
</tbody>
</table>

Bit GDD0 controls IOB[3:0], GDD1 controls IOB[7:4], GDD2 controls IOB[11:8], GDD3 controls IOB[15:12].

**CP - Control Port / offset 20h**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CI</td>
<td>DL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CI</th>
<th>Count Inhibit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Counters enabled</td>
</tr>
<tr>
<td>1</td>
<td>Counters stopped</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DL</th>
<th>Counter Read Latch Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Counter data is latched</td>
</tr>
<tr>
<td>1</td>
<td>Read Latch is transparent and follows counter data</td>
</tr>
</tbody>
</table>

**TSIEP - Trigger Select and Interrupt Enable Port / offset 21h**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERIE</td>
<td>EQIE</td>
<td>TRIE</td>
<td>TSZ</td>
<td>TSY</td>
<td>TSX</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TSi</th>
<th>Trigger Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reference Impulse (RIi)</td>
</tr>
<tr>
<td>1</td>
<td>External Trigger (INi)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ERIE</th>
<th>Error Interrupt Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Error interrupt disabled</td>
</tr>
<tr>
<td>1</td>
<td>Enable interrupt on quadrature decoder error (ERRi)</td>
</tr>
</tbody>
</table>
EQIE  |  Equality Interrupt Enable  
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Equality interrupt disabled</td>
</tr>
<tr>
<td>1</td>
<td>Enable interrupt on equality (C=Rᵢ)</td>
</tr>
</tbody>
</table>

TRIE |  Trigger Interrupt Enable  
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Trigger interrupt disabled</td>
</tr>
<tr>
<td>1</td>
<td>Enable trigger interrupt (Tᵢ)</td>
</tr>
</tbody>
</table>

MCP - Mode Control Port / offset 22h

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>ZM1</td>
<td>ZM0</td>
<td>YM1</td>
<td>YM0</td>
<td>XM1</td>
<td>XM0</td>
</tr>
</tbody>
</table>

|M1| M0| Counter Mode  
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Continuous counting mode</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Latch counter data on trigger (Tᵢ)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Start counter after trigger (Tᵢ)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Latch all counters on equality (C=Rᵢ)</td>
</tr>
</tbody>
</table>

The iM1 M0 bits control the count enable (iM0) and latch function (iM1) of the selected channel, except when iM0 M1=11, they also affect other two counters.

SP - Status Port / offset 23h

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>T</td>
<td>T</td>
<td>T</td>
<td>C=R</td>
<td>C=R</td>
<td>C=R</td>
<td>C=R</td>
<td>C=R</td>
</tr>
</tbody>
</table>

Ti Logic High indicates that the corresponding trigger signal has been detected. Bits are cleared by writing zeros to them.

C=Rᵢ Logic High indicates that the counter data equalled the corresponding register. Bits are cleared by writing zeros to them.
ESDIP - Error Status and Digital Input Port / offset 24h

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRZ</td>
<td>ERRY</td>
<td>ERRX</td>
<td>INZ</td>
<td>INY</td>
<td>INX</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ERRi Logic High indicates that the built-in quadrature decoder detected an invalid transition of the encoder AB input signals. Bits are cleared by writing zeros to them.

INI These bits are read-only and their values correspond to the logic level of the respective K4 connector input pins EXTi.

DOCP - Digital Output Control Port / offset 25h

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>OCZ</td>
<td>OCY</td>
<td>OCX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

OCi Digital Output Control

<table>
<thead>
<tr>
<th>0</th>
<th>Connector pins IOB[2:0] correspond to bits in I/O PORT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Connector pins IOB[2:0] correspond to C=RZ, C=RY, C=RX status bits in SP, respectively.</td>
</tr>
</tbody>
</table>

This feature enables routing equality status to the outside world via IOB[2:0] port signals.
SOFTWARE REFERENCE

EIPCI32.DLL functions description

The **EIPCILibOpen** opens and allocates the resources used by the driver. This function must be matched with a call to EIPCILibClose.

Int EIPCILibOpen();

Parameters:
none

Result of
0: OK
2: Driver can not be opened.

**NOTE:**
The EIPCILibOpen function has to be called first to open the driver.

The **EIPCILibClose** closes and releases the resources used by the driver.

VOID EIPCILibClose();

Parameters:
none

**NOTE:**
This function must be matched with a call to EIPCILibOpen.
The ISC3N initialization routine. The **EIPCIInit** function:

- Detects the installed card,
- resets I/O Port and I/O Control Port,
- resets Trigger Select and Interrupt Enable Port, resets Mode Control Port, resets Status Port,
- resets Error Status and Digital Input Port,
- resets Digital Output Control Port,
- resets X, Y and Z axis position.

```c
int EIPCIInit ();
```

Parameters:
none

Result of
- 0: OK
- 1: Card not installed
- 2: Driver not opened.

**NOTE:**
The EIPCIInit function detects the card and initializes the cards parameters. It is usually called immediately after the EIPCILibOpen call.

The ISC3N initialization routine. The **EIPCIInitEx** function:

- Detects the installed card,
- resets I/O Port and I/O Control Port,
- resets Trigger Select and Interrupt Enable Port, resets Mode Control Port, resets Status Port,
- resets Error Status and Digital Input Port,
- resets Digital Output Control Port.

```c
int EIPCIInitEx ();
```

Parameters:
none

Result of
- 0: OK
- 1: Card not installed
- 2: Driver not opened.

**NOTE:**
The same as EIPCIInit except it doesn't reset the X, Y and Z counters.
The `EIPCIReadAxis` function returns the Counter Value (current position) of the selected axis, accessed through the Latch as a signed 32 bit value.

```c
int EIPCIReadAxis ( 
    BYTE Axis,        // Axis selected 
    BYTE DLMode      // Data Latch mode
);
```

**Parameters:**

- **Axis**
  - One of the three channels of the ISC3N Card selected
  - 1 : X Axis
  - 2 : Y Axis
  - 3 : Z Axis

- **DLMode**
  - DLMode defines the DL bit of the ISC3N Control Port while reading position
  - 0 : DL bit of Control Port is set to 1 while reading position data from the Latch. After reading the data the DL bit remains set to 1.
  - 1 : DL bit of Control Port is set to 0 while reading position data from the Latch. After reading the data the DL bit is set to 1.
  - 2 : DL bit of Control Port is set to 0 while reading position data from the Latch. After reading the data the DL bit remains set to 0.

The `EIPCIPresetAxis` function presets the Counter of the selected axis with signed 32 bit Value.

```c
VOID EIPCIPresetAxis ( 
    BYTE Axis,        // Axis selected 
    int  Value        // Preset Value
);
```

**Parameters:**

- **Axis**
  - One of the three channels of the ISC3N Card selected
  - 1 : X Axis
  - 2 : Y Axis
  - 3 : Z Axis

- **Value**
  - Preset Value
The **EIPCIReadRegister** function returns the axis Register Value as a signed 32 bit value.

```c
int EIPCIReadRegister ( 
    BYTE Axis, // Axis selected
);
```

**Parameters:**
- **Axis**
  - One of the three channels of the ISC3N Card selected
    - 1 : X Axis
    - 2 : Y Axis
    - 3 : Z Axis

The **EIPCIPresetRegister** function writes signed 32 bit Value to the axis Register. Corresponding C=R bit of the Status Port is set when the Counter data equals the Register data.

```c
VOID EIPCIPresetRegister ( 
    BYTE Axis, // Axis selected 
    int  Value  // Preset Value
);
```

**Parameters:**
- **Axis**
  - One of the three channels of the ISC3N Card selected
    - 1 : X Axis
    - 2 : Y Axis
    - 3 : Z Axis
- **Value**
  - Preset Value

The **EIPCIResetAxis** function presets the axis Counter with value of 0.

```c
VOID EIPCIResetAxis ( 
    BYTE Axis // Axis selected
);
```

**Parameters:**
- **Axis**
  - One of the three channels of the ISC3N Card selected
    - 1 : X Axis
    - 2 : Y Axis
    - 3 : Z Axis
The **EIPCISetCountingMode** function sets the axis counting mode.

```c
VOID EIPCISetCountingMode (  
    BYTE Axis, // Axis selected  
    BYTE CountingMode // Counting mode selected
);
```

Parameters:
- **Axis**
  - One of the three channels of the ISC3N Card selected
  - 1 : X Axis
  - 2 : Y Axis
  - 3 : Z Axis

- **CountingMode**
  - CountingMode byte defines the counting mode of the selected axis
  - 0 : Continuous Counting Mode
  - 1 : Trigger Latched Counting Mode
  - 2 : Trigger Started Counting Mode
  - 3 : Equality Latched Counting Mode

The **EIPCIGetEqualityStatus** function returns C=R (D0-D2) bits of the Status Port.

```c
BYTE EIPCIGetEqualityStatus ();
```

Parameters:
- none

The **EIPCIResetEqualityStatus** function resets C=R (D0-D2) bits of the Status Port.

```c
VOID EIPCIResetEqualityStatus ();
```

Parameters:
- none

The **EIPCIGetTriggerStatus** function returns T (D4-D6) bits of the Status Port.

```c
BYTE EIPCIGetTriggerStatus ();
```

Parameters:
- none
The **EIPCIResetTriggerStatus** function resets T (D4-D6) bits of the Status Port.

```c
VOID EIPCIResetTriggerStatus (  
    BYTE Axis   // Axis selected  
);  
```

Parameters:
- **Axis**
  - One of the three channels of the ISC3N Card selected
  - 1 : X Axis
  - 2 : Y Axis
  - 3 : Z Axis

The **EIPCISetTriggerSource** function selects Trigger Source.

```c
VOID EIPCISetTriggerSource (  
    BYTE Axis,       // Axis selected  
    BOOL ExternalTrigger   // External trigger flag  
);  
```

Parameters:
- **Axis**
  - One of the three channels of the ISC3N Card selected
  - 1 : X Axis
  - 2 : Y Axis
  - 3 : Z Axis
- **ExternalTrigger**
  - ExternalTrigger flag defines Trigger Source of the selected axis
    - FALSE : the Reference Impulse as Trigger Source
    - TRUE : the External Trigger as Trigger Source

The **EIPCIGetErrorStatus** function returns ERR (D4-D6) bits of the Error Status and Digital Input Port.

```c
BYTE EIPCIGetErrorStatus ();  
```

Parameters:
- none

---

ISC3N - PCI 14
The **EIPCIResetErrorStatus** function resets ERR (D4-D6) bits of the Error Status and Digital Input Port.

VOID EIPCIResetErrorStatus ();
Parameters:
none

The **EIPCISetIOP** function writes the 16 bit Value to the I/O Port.

VOID EIPCISetIOP (
    WORD Value    // Value
);
Parameters:
Value
    Byte value, written to the I/O Port

The **EIPCISetIOP** function writes the Value to the I/O Control Port.

VOID EIPCISetIOPCP (
    BYTE Value    // Value
);
Parameters:
Value
    Byte value, written to the I/O Control Port

The **EIPCISetCP** function writes the Value to the Control Port.

VOID EIPCISetCP (
    BYTE Value    // Value
);
Parameters:
Value
    Byte value, written to the Control Port
The **EIPCISetTSIEP** function writes the Value to the Trigger Select and Interrupt Enable Port.

VOID EIPCISetTSIEP (  
    BYTE Value       // Value  
);  

Parameters:  
    Value  
    Byte value, written to the Trigger Select and Interrupt Enable Port

The **EIPCISetMCP** function writes the Value to the Mode Control Port.

VOID EIPCISetMCP (  
    BYTE Value       // Value  
);  

Parameters:  
    Value  
    Byte value, written to the Mode Control Port

The **EIPCISetSP** function writes the Value to the Status Port.

VOID EIPCISetSP (  
    BYTE Value       // Value  
);  

Parameters:  
    Value  
    Byte value, written to the Status Port

The **EIPCISetESDIP** function writes the Value to the Error Status and Digital Input Port.

VOID EIPCISetESDIP (  
    BYTE Value       // Value  
);  

Parameters:  
    Value  
    Byte value, written to the Error Status and Digital Input Port.  
Note:  
    Bits D0 to D3 of the ESDIP are read-only.
The **EIPCISetDOCP** function writes the Value to the Digital Output Control Port.

VOID EIPCISetDOCP (  
    BYTE Value       // Value  
);  

Parameters:  
Value  
    Byte value, written to the Status Port

The **EIPCIGetIOP** function returns D0-D15 bits of the I/O Port.

WORD EIPCIGetIOP ();  
Parameters:  none

The **EIPCIGetIOCP** function returns D0-D7 bits of the I/O Control Port.

BYTE EIPCIGetIOCP ();  
Parameters:  none

The **EIPCIGetCP** function returns D0-D7 bits of the Control Port.

BYTE EIPCIGetCP ();  
Parameters:  none

The **EIPCIGetTSIEP** function returns D0-D7 bits of the Trigger Select and Interrupt Enable Port.

BYTE EIPCIGetTSIEP ();  
Parameters:  none
The **EIPCIGetMCP** function returns D0-D7 bits of the Mode Control Port.

BYTE EIPCIGetMCP ();

Parameters:
none

---

The **EIPCIGetSP** function returns D0-D7 bits of the Status Port.

BYTE EIPCIGetSP ();

Parameters:
none

---

The **EIPCIGetESDIP** function returns D0-D7 bits of the Error Status and Digital Input Port.

BYTE EIPCIGetESDIP ();

Parameters:
none

---

The **EIPCIGetDOCP** function returns D0-D7 bits of the Digital Output Control Port.

BYTE EIPCIGetDOCP ();

Parameters:
none