Future Power Delivery Process Architectures and Their Capability and Impact on Interconnect Scaling

Kevin Fischer, Intel Corporation



Kevin Fischer is Vice President and Director of Interconnect and Memory Technology Integration in Logic Technology Development at Intel. His current role is managing technology development as program manager for the Intel 20A and Intel 18A technologies. His team is responsible for all aspects of technology development of Intel's lead technology to combine RibbonFET transistors along with PowerVias and backside power. Prior to this role, he worked as program manager on Intel's eNVM project developing MRAM and RRAM and prior to that he managed Intel's 14nm program

development in HVM. He started his career at Intel in 2000 as an interconnect integration engineer and later as an interconnects program lead. As an interconnect engineer his accomplishments include the introduction of technologies into Intel's logic technology including: the first HVM logic technology air gap interconnect, Intel's embedded MIM capacitor and Intel's first spacer-based pitch division for interconnects. He has worked on every Intel technology since 90nm in some capacity. Kevin received his Ph.D. degree in electrical engineering from the University of Wisconsin at Madison and his electrical and computer engineering B.S./M.S. degrees there as well. Kevin holds over a dozen US patents and has published over 30 papers in accredited journals and conferences in semiconductor technology and related fields.

As continued semiconductor technology scaling becomes increasingly more Abstract: challenging and expensive it is crucial to invent ways to enable increasing the ability to interconnect the transistors and slow the degradation of the interconnect properties. Traditionally, degree of connectivity is maintained thru scaling interconnect pitches and feed thru pitches and adding ever more interconnect layers. The cost of this approach is becoming increasingly more impactful we must find new ways to add design value and scaling capability outside of the conventional approach. Novel technologies such as buried power rails can reduce the impact of these effects to a limited extent. One step beyond this lies in the introduction of backside power. Moving power to the backside of the wafer greatly reduces the interconnect tax on the conventional front side interconnects by removing the need spend interconnect resources on power. Beyond backside power advantage lies in leveraging the ability to contact the transistor from top and bottom and introducing dense metal on both frontside and backside. In this short course we will look at the scaling pressures on interconnects driving the need for these new technologies as well as the technologies themselves along with the engineering opportunities and challenges for high volume manufacturing.