WELCOME FROM THE GENERAL CHAIR

On behalf of the entire IEDM committee, it is my absolute pleasure to welcome you to the 2023 IEDM in San Francisco from December 9-13, 2023. I am pleased to state that the conference continues its long tradition as the world's premier venue for presenting the latest breakthroughs in semiconductor technologies and devices, as shown in our promotional video at IEDM 2023 video. As every year, IEDM 2023 will feature outstanding contributed and invited papers from industrial and academic leaders as well as students from around the world. An outline of the technical program and short summaries of all the papers are available on the IEDM website—http://www.ieee-iedm.org/. The electronic digest will also be available through IEEE Xplore after the conference.

The meeting kicks off on Saturday, December 9, with our popular and highly successful tutorials. Now in their 13th year, they are targeted at students, practitioners or anyone who is looking for the connection between text-book level knowledge and leading-edge current research. The topics for 2023 are: "Innovative Technology for Beyond 2 nm", "CMOS+X: Functional Augmentation of CMOS for Next-Generation Electronics", "Reliability Challenges of Emerging FET Devices", "Advanced Packaging and Heterogeneous Integration - Past, Present & Future", "Synapses, Circuits, and Architectures for Analog In-Memory Computing-Based Deep Neural Network Inference Hardware Acceleration", "Tools for Device Modeling: From SPICE to Scientific Machine Learning". On Sunday, two comprehensive short courses will be offered: "Transistor, Interconnect, and Chiplets for Next-Generation Low-Power & High-Performance Computing", and "The Future of Memory Technologies for High-Performance Memory and Computing". The short courses are organized and presented by internationally recognized researchers and technologists from industry and academia active in these areas. The topics and instructors have been carefully chosen to have broad appeal to IEDM participants and will include material suitable for both newcomers and experts.

The main conference will open with the Plenary Session on Monday morning with three featured talks. First, Siyoung Choi from Samsung Foundry Business will talk about "Redefining Innovation: A Journey forward in the New Dimension Era", followed by Thy Tran from Micron who will address "Making Memory Magic and the Economics Beyond Moore' Law", and finally Björn Ekelund from Ericsson who will talk about "Semiconductor Challenges in the 5G and 6G Technology Platforms".

In addition to the excellent contributed paper sessions, four special Focus Sessions will feature talks from leading experts in exciting new and rapidly advancing areas. The topics are 3D Stacking for Next-Generation Logic & Memory by Wafer Bonding and Related Technologies, Logic, Package and System Technologies for Future Generative AI, Neuromorphic Computing for Smart Sensors and Sustainability in Semiconductor Device Technology and Manufacturing.

On Tuesday evening, we will feature an interactive panel session on "Al: Semiconductor Catalyst? Or Disrupter?", which will bring together industry experts to have a conversation on how Al is changing the semiconductor industry and to ask them how they are using Al to transform their efforts. On Tuesday, we present the entertaining IEDM Career Luncheon at 12:20 p.m.. Isabelle Ferain from GlobalFoundries and Ilesanmi Adesida from Nazarbayev University, Kazakhstan will share their personal perspectives and their career paths in the semiconductor industries and academia, in an interactive session with a focus on students and young professionals. The discussion will be moderated by Jennifer Zhao from asm OSRAM USA Inc

IEDM 2023 will host an Exhibits section where you can look around and learn more about the latest products and publications. Stop by any time during the exhibition open hours to browse the booths and interact with the participating vendors.

I want to express my sincere appreciation to all authors and speakers who contributed to the technical program. Your efforts are the engine that continues to make IEDM the premier conference in electron devices and related technologies. I also wish to thank each of the members of the IEDM executive and technical subcommittees whose dedication and effort were critical in planning and organizing the 2023 conference.

IEDM is sponsored by the IEEE Electron Devices Society. If you are not already an IEEE and EDS member, please consider joining this great institution that has played such an important role globally for over 130 years. More detailed information regarding the IEEE is available at the conference and on their website – http://www.ieee.org.

It is my great honor and pleasure to extend a warm welcome to everyone attending the 2023 IEEE International Electron Devices Meeting from around the world.

General Chair



Dina Triyoso General Chair



Kirsten Moselund Technical Program



Jan Hoentschel Technical Program Vice Chair

Dina Triyoso

Executive Committee



Front row left to right: Jungwoo Joh, Publicity Chair; Srabanti Chowdhury, Focus Session Co-Chair; Jean Anne Incorvia, Courses Chair (Tutorials); Kirsten Moselund, Technical Program Chair; Dina Triyoso, General Chair; Jan Hoentschel, Technical Program Vice-Chair; Sandy Liao, Asian Arrangement Chair; Shawn Boon, Conference Manager

Second row left to right: Gaudenzio Meneghesso, Courses Chair; Kirsten Weide-Zaage, European Arrangements Chair; Rihito Kuroda, Publications Co-Chair; Marvin Chang, Publications Chair; Hsiang-Lan Lum, MT Chair; Uygar Avci, Virtual Arrangements Chair; Zlatan Stanojevic, MS Chair: Phyllis Mahoney, Conference Manager

Third row left to right: Pei-Jean Liao, RSD Chair; Geert Eneman, Focus Session Chair; Chan Lim, Asian Arrangements Chair; Dechao Guo, Courses Chair (Short Courses); Kang-III Seo, Publicity Co-Chair; Lucio Pancheri, ODI Chair

Fourth row left to right: Sangbum Kim, NC Chair; Naomi Yoshida, ALT Chair; Olga Spahn Blum, PMA Chair; Arvind Balijepalli, SMB Chair

Missing: Elena Gnani, EDT Chair; Polly Hocking, Conference Manager; Gail Sparks-Riegel, Conference Manager; John Paul Strachan, European Arrangements Chair

Intro

IEEE International Electron Devices Meeting (IEDM) is the world's preeminent forum for reporting technological breakthroughs in the areas of semiconductor and electronic device technology, design, manufacturing, physics, and modeling. IEDM is the flagship conference for nanometer-scale CMOS transistor technology, advanced memory, displays, sensors, MEMS devices, novel quantum and nano-scale devices and phenomenology, optoelectronics, devices for power and energy harvesting, high-speed devices, as well as process technology and device modeling and simulation.

Digital & social media

LinkedIn: https://www.linkedin.com/groups/7475096/

• Twitter: https://twitter.com/ieee_iedm

Facebook: https://www.facebook.com/IEEE.IEDM

YouTube: https://www.youtube.com/channel/UC9X-8YPHtsy3SMQwU0yZdTg
 Wikipedia: https://en.wikipedia.org/wiki/International Electron Devices Meeting

Topics of Interest ADVANCED LOGIC TECHNOLOGY (ALT)

Papers are solicited in the areas of CMOS platform technologies and applications (e.g., HPC, LOP, mobile, automotive, low-temperature CMOS, etc.), logic devices and circuits, process integration schemes for advanced nodes, innovations in material, process and metrology techniques, and design technology co-optimization (DTCO) and system technology co-optimization (STCO). Platform technologies include state-of-the-art Si and beyond-Si channel devices, gate-all-around devices, stacked devices with different polarity transistors, advanced interconnect, novel power distribution integration schemes, heterogenous 2.5D/3D integration schemes, and BEOL compatible transistors. Device architecture, device design and analysis, process integration, module advancements in process and patterning, metrology, physical layout effects, techniques for reduced variability, yield, thermal management, methodologies and solutions for DTCO/STCO in the solicited areas are of high interest.

EMERGING DEVICE and COMPUTE TECHNOLOGY (EDT)

Papers are solicited on emerging nano-electronic devices and physics. This includes devices based on novel transport and control mechanisms such as tunnel FET, negative capacitance FET, cold-source FET, topological materials and devices, phase transitions, ferroelectrics and quantum effects. Devices based on low-dimensional systems including 2D materials, CNTs, nanowires, single electron transistors and quantum dots are welcomed. Exploratory devices with novel device functions and/or novel materials for neuromorphic compute, approximate and analog compute, and non-charge-based compute such as spintronics are key topics. Furthermore, emerging state machines and time dynamical compute systems are also of interest. Qubit devices as well as devices and systems designed to enable quantum computing, quantum simulation and quantum annealing are of high interest. Papers in EDT focus primarily on device physics and novel elaboration concepts.

MEMORY TECHNOLOGY (MT)

Papers are solicited in the areas related to embedded and standalone memory technology. This includes advances in both conventional memories including SRAM, DRAM and Flash, and emerging memories including ReRAM, MRAM, PCRAM, ferroelectric memory, crosspoint memory and selectors, organic memory and NEMS-based memory, as well as their applications in the areas of Al and near-Memory compute. Topics span from demonstration of novel device concepts to fully integrated memory arrays, and from product prototyping to manufacturing related challenges and solutions. Demonstrations of manufacturing maturity of emerging memories and future scaling of conventional memories to solve the memory wall issues are of high interest. Submission of papers on novel device concepts and demonstrations, novel integration schemes, novel circuit design schemes, and novel memory architectures that enhance memory performance, scaling, 3D stacking, capacity/bandwidth increasing, and power/energy reduction are strongly encouraged. Papers based on novel device physics and in-memory computing may be transferred to EDT or NC at the discretion of the committee.

MODELING and SIMULATION (MS)

Papers are solicited on theoretical approaches to electronic devices, including logic devices, memory devices, optical devices, interconnects and (bio)sensors. Theoretical approaches include analytical, numerical, statistical, and machine-learning/Al-based approaches applied to structures with dimensions ranging from atomistic over device dimensions to full-chip dimensions, including physics-based compact modeling. Key to submissions is, that the device innovation is central, either through predictive insight in the potential of novel device concepts, predictive analysis revealing significant improvement to devices, breakthroughs in the theoretical understanding of the device operation, breakthroughs in the understanding of device processing enabling improved device performance, novel insights in variability, reliability and yield issues, breakthrough in device optimization based on DTCO. Topics also include ab-initio/atomistic materials modeling, modeling of neuromorphic computing, quantum computing, spintronics, low-dimensional devices, ferroelectrics, thermal modeling, 3D/heterogeneous integration, electro-chemical/mechanical devices. Comparison with experimental data, model calibration and multi-scale simulation chains are highly encouraged.

NEUROMORPHIC COMPUTING (NC):

Papers are solicited in the areas related to devices, circuits, and algorithms for neuromorphic computing and Al. We welcome submissions covering a wide range of areas in neuromorphic computing including but not limited to: analog in-memory deep learning, compute-in-memory, probabilistic/approximate/analog computing, combinatorial optimization, machine learning, and Al applications, edge computing, unclonable functions, reservoir computing, spiking neural network, artificial intelligence, in-sensor computing, and bio-inspired computing based on memory/logic/sensor/nanoelectronic/MEMS devices and their novel architecture and physics. Demonstration of real-world applications, full hardware integration, device-algorithm co-optimization, novel device concepts improving computational efficiency, and new algorithms mitigating non-ideal properties of devices and materials are of high interest.

OPTOELECTRONICS, DISPLAYS, and IMAGING SYSTEMS (ODI)

Papers are solicited on optoelectronics, displays, and imaging systems. This includes novel devices, structures, and integration for image sensors, displays, light sources, photonic devices, and high-speed photodetectors and modulators. New technologies on heterogeneous integration of optoelectronics as well as on photonic-electronic integration for optical interconnects, on-chip networks and sensing are welcomed. Papers on quantum photonics, neuromorphic photonics, and plasmonics for quantum computation, sensing and encryption are also of interest. Furthermore, ODI includes CMOS imagers, high-speed and high-time resolution imagers, CCDs, stacked, single-photon and non-visible image sensors. In addition, papers on displays for augmented or virtual reality, holography, TFTs for photonics applications, flexible, stretchable, and/or printed electronics, in-display sensors are encouraged. Papers on displays or light emitting devices with novel materials such as perovskites or quantum dots are also of interest. We particularly welcome submissions concerning optoelectronic or photonic devices or systems based on topological concepts.

POWER, MICROWAVE/MM-WAVE and ANALOG DEVICES/SYSTEMS(PMA)

Contributions are sought on novel circuit topologies, manufacturing processes, supporting modeling (TCAD and compact models), device physics, reliability, and materials (SiC, (Al)GaN, diamond, Ga2O3, Si, III-Vs, etc.) along with fundamental studies on doping, deep-level traps, interface state densities, and device reliability for power and/or high frequency devices. Papers are solicited on discrete and integrated power and/or high frequency (micro, mm-wave and THz) devices and physics, modules and systems. Topics of interest include devices (diodes, BJTs, FETs, super-junction devices, heterostructures, IGBTs, HEMTs, HBTs, light-triggered structures for galvanic isolation and faster switching, bi-directional switches, vertical geometry devices, etc.) and device/package/circuit interactions, including thermal management. Wide variety of applications are also of interest (power conversion, supply, regulation and conditioning for computers and data centers, motor drives, transportation, solar, wind, smart grid applications, wireless power harvesting/transfer, filters, beam formers, power amplifiers, tunable passives, antenna arrays, SAW/BAW).

RELIABILITY OF SYSTEMS and DEVICES (RSD)

Papers are solicited in reliability evaluation (experimental and modeling) of logic and memory devices, interconnects, and circuits and systems, mainly (but not limited) to employing Si-based technologies. Specific reliability topics include, for FEOL: transistor degradation due to hot carriers, bias temperature instabilities, random telegraph noise, and aging model; dielectric SILC and wear-out. For MEOL/BEOL, topics include breakdown of MEOL spacers and BEOL dielectrics; electromigration, stress migration failures of contacts and interconnects. For product, system, and circuit reliability, topics include latch-up, ESD, soft error mechanisms, variability-aware design, and design for reliability, robustness, and security of electronic circuits and systems. Of particular interest are investigations of degradation mechanisms for devices, circuits, and systems in the following areas: conventional and emerging memories; beyond CMOS devices; 3D IC package reliability, more-than-Moore applications; biomedical devices and systems; automotive and aerospace.

SENSORS, MEMS, and BIOELECTRONICS (SMB)

Papers are solicited in the areas of sensors, micro/nano electromechanical systems (MEMS and NEMS), microfluidics/lab-on-chip, and BioMEMS, with particular emphasis on new device concepts, integrated and highly parallel CMOS implementations, CMOS-on-MEMS, embedded machine learning, organic-inorganic hybrid microfabrication, flexible devices, and multimodal sensors on a chip for applications in health, medicine, communication, mobility, and energy. Sensors include chemical, molecular and biological detection based on acoustic, electrical, electrochemical, magnetic, mechanical and optical principles. Topics of interest in the MEMS area include actuators, physical and biochemical sensors (BioMEMS), resonators, integrated inertial measurement units, RF MEMS, optomechanical devices, micro-power generators, and devices for energy harvesting as well as on-chip energy storage. Bioelectronics covers organic-inorganic hybrid devices, point-of-care biomedical devices, bio-electronic interfaces, integrated biomedical sensing, and implantable sensors and neural interfaces.

Program

Tutorials

The tutorials are in their fourteenth year and are standalone presentations on specialized topics taught by world-class experts. These tutorials will provide a brief introduction to their respective fields and facilitate understanding of the technical sessions. In contrast, the traditional short courses are focused on a single technical topic.

All Tutorials will be held on Saturday, December 9, 2023.

Tutorials

Saturday, Dec. 9
Co-Chairs: Jean Anne Incorvia, University of Texas Austin
Dechao Guo, IBM and Gaudenzio Meneghesso, University of Padova
1:30 PM - 6:00 PM

Tutorial 1: Innovative Technology for Beyond 2 nm, Matthew Metz, Intel Corp.

1:30 PM– 2:50 PM Continental 4-5

Chair: Jean Anne Incorvia, University of Texas Austin

Intel is working at the forefront of revolutionary material and device improvements that the semiconductor industry needs to support continued performance improvements. This tutorial will focus on two of these research topics, Transition Metal Dichalcogenides for continued CMOS scaling and new materials and devices for ultra-low power computation.

Tutorial 2: CMOS+X: Functional Augmentation of CMOS for Next Generation Electronics, Sayeef Salahuddin, University of California, Berkeley

1:30 PM – 2:50 PM Continental 6-9

Chair: Dechao Guo, IBM

Despite ominous foretelling of a slowdown, over the last decade the computational throughput has increased by orders of magnitude. Energy efficiency is critical not only to maintain this incessant advancement, but also to ensure that electronics does not become a drag on the finite energy resources of the world. This will need a radical rethinking of the basic building blocks that constitute the electronic hardware. In this talk, I shall briefly present how integrated ferroelectric devices offer a new pathway in this context. First, I shall discuss the phenomenon of negative capacitance in ferroelectric materials. A fundamentally new state in the ferroelectric materials, negative capacitance promises to reduce power consumption in electronic devices significantly. I shall discuss our current understanding of negative capacitance derived from numerous experimental works done over the last few years. We shall further discuss the material science that is enabling the integration of negative capacitance into advanced transistors. Going beyond transistors, the insight gained from physics and materials could also lead to advanced, low power memory devices. Additionally, I shall present integrated magnetic devices. Beyond memory applications, these devices are showing promise for neuromorphic computing and sensing applications. These examples underscore how functional augmentation of CMOS by harnessing new physical phenomena, we are calling it CMOS+X, could offer opportunities that are otherwise not available through conventional means.

Tutorial 3: Reliability Challenges of Emerging FET Devices, Jacopo Franco, imec

3:05 PM- 4:25 PM Continental 4-5

Chair: Jean Anne Incorvia, University of Texas Austin

The unabated performance enhancement of semiconductor technology has been sustained in recent years by disruptive device and material innovations. For the successful deployment of any novel device concept, the promised enhanced performance must be guaranteed for the entire expected lifetime of the final product. Traditionally, device reliability optimization was an aspect considered only at a late stage in the development of a new device technology. We argue that in contemporary devices, fabricated with complex integrations and a plethora of materials, potential reliability issues should be considered from the very early stage of the technology development, as they can potentially disqualify otherwise promising device concepts. In particular, charge trapping in gate dielectrics is an aspect that can "make or break" any MOS-based device, and thus gate stack stability should be considered as a primary metric in the evaluation of novel device concepts. In this Tutorial we will review the fundamentals of charge trapping in gate dielectrics in terms of phenomenology, characterization techniques and physical models. Next, we will briefly discuss as case studies some recent examples of MOS innovations which made it into mainstream technology (e.g., SiGe channels), as well as other examples which to date remain confined to academic research (e.g., III-V and Ge channels for Logic). We will then focus on specific gate stack challenges for upcoming CMOS technology innovations, including Nanosheet and Forksheet device architectures, and novel device concepts such as the stacked Complementary FET (CFET) and 2D channel transistors. To further highlight the general relevance of charge trapping in dielectrics, we will briefly discuss its role also in wide-bandgap semiconductors (GaN, SiC) MOS-based devices for Power and Analog/RF applications. Finally, we will discuss novel transistors based on oxide semiconductor channels (e.g., IGZO), which due to their extremely low off-state leakage and their flexible fabrication flow are considered as potential gamechangers for memory periphery and, in general, for the heterogeneous integration of transistors in the Back End of Line (BEOL). For these devices, we will discuss how the interplay between their gate dielectric and channel instabilities makes the reliability assessment and optimization particularly complex and requiring the combination of electrical and optical characterization techniques. 3:05 PM

Tutorial 4: Advanced Packaging and Heterogeneous Integration - Past, Present & Future, Madhavan Swaminathan, Penn State 3:05 PM – 4:25 PM Continental 6-9

Chair: Gaudenzio Meneghesso, University of Padova

The global semiconductor industry is projected to become a trillion-dollar industry by 2030. This is historic considering that it took the industry 55 years to reach half a trillion dollars in size and will take just another 10 years to double in size to a trillion dollars. Advanced packaging as it relates to heterogeneous integration will play an important role in making this happen. This tutorial will cover the fundamentals of advanced packaging covering the past and present state of the art including what is necessary in the future to enable heterogeneous integration. Metrics used to compare these technologies will be discussed.

Tutorial 5: Synapses, Circuits, and Architectures for Analog In-Memory Computing-Based Deep Neural Network Inference Hardware Acceleration Irem Boybat, IBM Research Europe

4:40 PM - 6:00 PM

Continental 4-5

Chair: Jean Anne Incorvia, University of Texas Austin

The advent of deep neural networks (DNNs) has revolutionized numerous fields, including computer vision and natural language processing. These powerful models have showcased remarkable capabilities in solving complex problems, but their training and inference procedures often require significant computational resources. To address this challenge, notable activity was centered around specializing or developing digital hardware accelerators for DNNs, such as graphics processing units (GPUs) and tensor processing units (TPUs). However, this talk will go beyond digital acceleration and instead focus on the emerging field of analog in-memory computing (AIMC). More specifically, it will delve into devices, synapses, circuits, and architectures for building energy efficient yet accurate AIMC-based accelerators for DNNs. We will explore how the AIMC paradigm can overcome the limitations of traditional digital computing approaches and offer better energy efficiency by blurring the distinction between memory and computing. We will investigate the impact of device characteristics and their organization into synapses on DNN inference and training accuracies. Furthermore, we will discuss the role of peripheral circuits and accelerator architectures on energy efficiency and performance.

Tutorial 6: Tools for Device Modeling: From SPICE to Scientific Machine Learning, Keno Fischer, JuliaHub, Inc.

4:40 PM - 6:00 PM

Continental 6-9

Chair: Gaudenzio Meneghesso, University of Padova

How do we know if our devices will work before we tape them out? Since the dawn of the semiconductor industry, modeling and simulation has been a cornerstone of both process development and pre-tapeout verification. And yet, despite this rich heritage, some of the most impactful capabilities remain underutilized or locked away in hard-to-use, bespoke tools. In this tutorial, we will take a look at the modeling modalities available for semiconductor devices, from our venerable compact MOSFET models, through TCAD, down to direct Density Functional Theory calculations. We will explore how we can leverage these models beyond simple simulation for device optimization, characterization, model calibration and more. Then, we will turn to more recent techniques, exploring how Scientific Machine Learning allows the creation of multi-scale surrogate models at tunable fidelity and performance. Finally, we will look at our real-world experiences developing CedarEDA and vision for the future of device modeling and how we can bring advanced modeling closer to engineering practice to reduce the costly iterations, build better devices, and improve our engineering productivity.

Short Courses

IEEE IEDM will offer two short courses with in-depth coverage of highly relevant topics from world experts. All short courses will be held on Sunday, December 10.

Short Course 1: Transistor, Interconnect, and Chiplets for the Next Generations of Low-Power & High-Performance Computing

9:00 AM, Continental 4-5

Co-Chairs: Yuri Masuoka, Samsung and Dechao Guo, IBM

9:00 AM

1-1 Advanced Technology Requirement for Edge Computing, Jie Deng, Qualcomm

The next-generation computing market is poised to experience an astounding six-fold surge from 2023 to 2033, driven by a remarkable compound annual growth rate (CAGR) exceeding 19% in the next decade. The escalating computing demand intensifies the necessity for optimal low-power and high-performance solutions. Achieving continuous power-performance scaling demands seamless synergy between transistors, interconnects, and packaging technologies. With FinFET scaling approaching its limits, innovative device architectures emerge as promising candidates for next-generation transistor technology, including gate-all-around (GAA/NS), Forksheet FET (FS), complementary FET (CFET), 2D-material FET. To address large wire delay and the high IR drop issue resulting from continuous area scaling, novel interconnect material and innovative integration schemes like Backside Power Delivery (BSP) are required. Furthermore, the semiconductor industry is moving towards advanced heterogeneous packaging platforms for both 2.5D and 3D integration. In this short course, we will explore the current state of transistor, interconnect, and packaging technologies, review challenges in continuous power-performance scaling, and delve into emerging technologies for next-generation low-power, high-performance computing. Additionally, we will discuss economic impact and production interception timeline outlook of various emerging technologies for different applications.

10:40 AM

1-2 Process Technology Towards 1nm and Beyond, Tomonari Yamamoto, ¹TEL

This short course will cover the processes technologies that enable the continuous evolution of logic transistors and interconnects towards the 1nm node and beyond. The critical metric for logic density is the product of the "logic cell width x logic cell height". Gate pitch scaling is a crucial factor for scaling logic cell width. To enable this, scaling of gate length, gate spacer width, and contact feature size is necessary. Gate-All-Around (GAA) technology improves electrostatics compared to FinFETs and enables continuous gate length scaling. Material advancements are necessary to mitigate parasitic capacitance and resistance increase while securing yield and reliability of the transistors. In terms of the logic cell height, advancements in layout and transistor structure innovations, as well as interconnect metal pitch scaling, contribute to its scaling. Continuous RC reduction techniques have been implemented for copper interconnect extension with metal pitch scaling. Eventually, alternative metals that outperform copper in CD sizes of 10nm and below need to be considered. Regarding layout and transistor structure innovations, a backside Power Delivery Network (PDN) is an attractive option for better area utilization and performance enhancement. Additionally, Complementary FET (CFET), which consists of stacked transistors, is a promising architecture for enabling continuous logic cell height scaling. To enable these advancements, continuous process and tool advancements are necessary not only in film, etch, lithography, and wet processing but also in wafer bonding and thinning technologies. The talk will also review recent progress in EUV-related solutions, including self-aligned patterning.

1:10 PM

1-3 Empowering Platform Technology with Future Semiconductor Device Innovation, Jaehun Jeong, Samsung

FinFET, the platform technology in foundry business for more than a decade, has faced fundamental limitations for the further scaling with PPA improvement and it is the time to move on another "New dimension" of transistor. Gate-All-Around (GAA) FETs / MBCFETTM have been already introduced as the logic device for next generation and started mass production. MBCFETTM has been enabling different type of PPA enhancement with the design flexibility allowing additional room for DTCO to optimize standard cell speed/power with various nano-sheet size beyond its intrinsic device gain like short channel effect improvement and high drivability. In the near future, 3D stacked structure connecting multiple layers of transistors vertically and Backside-PDN technology relocating the power delivery network to the backside of the chip will be ready for innovative integration schemes. Also, 2D transistor has been studied to use their high

carrier mobility and excellent electrostatic control enabling another scaling of gate length and pitch. These innovations in the semiconductor industry can bring another breakthrough to enhance the capabilities of foundry platform technologies, and the key to sustainable success lies in how to harness the power of those technological advancement to the platform technology including emerging applications such as mobile SoC, Al, autonomous vehicle and HPC with enhancement of overall chip performance.

2:25 PM

1-4 Future Power Delivery Process Architectures and Their Capability and Impact on Interconnect Scaling, Kevin Fischer, Intel Corporation

As continued semiconductor technology scaling becomes increasingly more challenging and expensive it is crucial to invent ways to enable increasing the ability to interconnect the transistors and slow the degradation of the interconnect properties. Traditionally, degree of connectivity is maintained thru scaling interconnect pitches and feed thru pitches and adding ever more interconnect layers. The cost of this approach is becoming increasingly more impactful we must find new ways to add design value and scaling capability outside of the conventional approach. Novel technologies such as buried power rails can reduce the impact of these effects to a limited extent. One step beyond this lies in the introduction of backside power. Moving power to the backside of the wafer greatly reduces the interconnect tax on the conventional front side interconnects by removing the need spend interconnect resources on power. Beyond backside power advantage lies in leveraging the ability to contact the transistor from top and bottom and introducing dense metal on both frontside and backside. In this short course we will look at the scaling pressures on interconnects driving the need for these new technologies as well as the technologies themselves along with the engineering opportunities and challenges for high volume manufacturing.

4:05 PM

1-5 DTCO/STCO in the Era of Vertical Integration, Y.K. Chong, ARM Ltd.

As we venture into the era of AI, the demand for energy-efficient computation continues to accelerate. However, the relentless push towards smaller semiconductor geometries has brought about significant challenges to technology scaling. To sustain progress, the semiconductor industry must explore alternative approaches. Coordinated innovations across system, circuit, and technology abstraction levels are needed to continue the trajectory of power, performance, area, and cost (PPAC) metrics within compressed product development timelines. In this short course, we offer an industry perspective on the technological and product development challenges of advanced process nodes. We will delve into Design-Technology Co-Optimization (DTCO) and System-Technology Co-Optimization (STCO) strategies that have been explored at Arm, encompassing various techniques applied to logic, SRAM, interconnects, power delivery, system partitioning, and packaging. We hope that our practical insights will help device engineers, circuit designers, and system architects to continue to improve high-performance computing in the sub-3 nm era.

5:20 PM

1-6 Low Power SOC Design Trends/3D Integration/Packaging for Mobile Applications, Milind Shah, Google

Moore's Law has been the driving force behind the scaling of process nodes for decades, enabling higher transistor density in monolithic system-on-chip (SoC) architecture designs. However, cost pressure and longer cycle times for manufacturing monolithic SoC designs in recent process generations have slowed down node scaling, forcing chip designers to explore new architectures to meet higher performance requirements more economically. Chiplet-based architectures with high-density interconnect packaging integration for homogeneous and/or heterogeneous nodes offer a new way to design chips that allow for more flexibility and scalability, as well as the creation of chiplets tailored to specific applications and easier upgrades. This short course will review the current industry landscape of 3D packaging integration solutions, which enable higher off-chip interconnect density, resulting in higher data bandwidth, power efficiency, lower data communication latency and future trends. The broader industry trend of 3D interconnect packaging strategy and optimization will also be highlighted in this study.

Short Course 2: The Future of Memory Technologies for High-Performance Memory and Computing 9:00 AM, Continental 6-9

Co-Chairs: Ki-il Moon, SK Hynix and Gaudenzio Meneghesso, University of Padova

9:00 AM

2-1 High-Density and High-Performance Technologies for Future Memory, Koji Sakui, Unisantis Electronics Singapore/Tokyo Institute of Technology

The agenda is composed of four key technologies: 1) DFM, 2) KFBM, 3) SGT, and 4) BBCube. 1) DFM: A new high-density memory technology called Dynamic Flash Memory (DFM) which can be built using a conventional silicon process. DFM is scalable and has no special material requirements, making it a cost-effective alternative to emerging memory technologies. The proposed stackable DFM eliminates the need for capacitors, resulting in smaller cell sizes than 6F² with 3~4 tiers. 2) KFBM: A fully CMOS compatible Key shape Floating Body Memory (KFBM) cell consists of MOSFET with virtually floating body formed by bulk silicon and trench with on/off margins of more than three orders of magnitude. The vertical device in KFBM helps to improve retention and disturbance and reduce the scaling pressure. 3) SGT: A Surrounding Gate Transistor (SGT) has advantages of improved density and reduced power leakage, which means that the SGT is a promising candidate for a switching transistor of a variety of memory devices, such as DRAM. 4) BBCube: The Bumpless Build Cube (BBCube) 3D has been proposed for Al and HPC applications, which need high bandwidth and power efficiency. The BBCube 3D is constructed by heterogeneous 3D integration in which xPU (CPU, GPU etc.) chips and DRAM wafers are stacked using a combination of bumpless Wafer-on-Wafer and Chip-on-Wafer. The BBCube 3D has the potential to achieve a bandwidth 30 times higher than DDR5 and four times higher than HBM2E with the access energy per bit 1/20th that of DDR5 and 1/5th that of HBM2E.

10:30 AM

2-2 Advanced Packaging Solutions for High Performance Memory and Compute, Jaesik Lee, SK Hynix USA

Generative AI such as ChatGPT and Bard, which are based on large language models capable of producing human like text and images, have becomes mainstream for artificial intelligence technology industries. In order to run the increased model sizes without performance degradation, a large amount of memory needs to be integrated in a system. High bandwidth memory (HBM) is a perfect solution to meet the system requirements like high bandwidth and low power consumption together with concurrent integrations of the logic chips in 2.5D and 3D advanced packaging technologies. 5th generation HBM, HBM3E, has been developed since HBM1 was produced in 2013. The continued scaling of HBM to increase memory capacity and to enhance thermal performance necessitates the evolutions of 3D stacking technologies. In this short course, we will talk on the HBM stacking innovations and their challenges associated with advance packaging technologies. In addition, how to ensure that HBM is compatible to packaging processes and reliability in advanced packaging technologies such as CoWoS-S and CoWoS-L will be presented. HBM challenges associated with system level cooling integration will be also presented.

12:45 PM

2-3 Analog In-Memory Computing for Deep Learning Inference, Abu Sebastian, IBM Research - Zurich Deep neural networks (DNNs) are revolutionizing the field of artificial intelligence and are key drivers of innovation in device technology and computer architecture. While there has been significant progress in the development of specialized hardware for DNN inference, many of the existing architectures physically split the memory and processing units. This means that DNN models are typically stored in a separate memory location, and that computational tasks require constant shuffling of data between the memory and processing units – a process that slows down computation and limits the maximum achievable energy efficiency. Analog in-memory computing (AIMC) is a promising approach that addressing this challenge by borrowing two key features of how biological neural networks are realized. Synaptic weights are physically localized in nanoscale memory elements and the associated computational operations are performed in the analog/mixed-signal domain. In the first part of the course, I will introduce AIMC based on non-volatile memory technology. The focus will be on the key concepts and the associated terminology. Subsequently, a multi-tile mixed-signal AIMC chip for deep learning inference will be presented. This chip fabricated in 14nm CMOS technology comprises 64 AIMC cores/tiles based on phase-change memory technology. It will serve as the basis to delve deeper into the device, circuits, architectural and algorithmic aspects of AIMC. Of particular focus will be achieving floating point-equivalent classification accuracy while performing the bulk of computations in the analog domain with

relatively less precision. I will also present an architectural vision for a next generation AIMC chip for DNN inference. I will conclude with an outlook for the future.

2:00 PM

2-4 Key Challenges and Directional Path of Memory Technology for Al and High-Performance Computing, Keith Kim,NVIDIA

Al/ML continues to evolve beyond inferencing and training the image. Especially Generative Al unlocks new possibilities for all industries and larger language model is to accelerate computing resources, driving memory performance and density while focusing on energy efficiency. In addition, security and memory RAS cannot be ignored since data center data integrity is one of key technologies in data center. This short course will address the directional path of memory technology requested by Al/HPC applications, and technical challenges for bandwidth, power, density, RAS, and security. Both barriers and potential technology solutions will be reviewed. Towards resolving memory walls and meeting system requirements, initiatives to develop new memory technologies for Al/HPC are needed.

3:30 PM

2-5 The Next Generation of Al Architectures: The Role of Advanced Packaging Technologies in Enabling Heterogeneous Chiplets, Raja Swaminathan, AMD

As we further race to bring together heterogenous compute and acceleration from the motherboard to the package, our industry will need to solve several new challenges. Chiplet architectures are fundamental to the continued economic viable growth of power efficiency of AI, 5G and edge computing. The slowing of Moore's law has also placed advanced packaging at the critical juncture of technology-architecture intersection driving unique product capabilities. UCle is a great step forward to address the interconnect aspect, but how do we bring UCle together with advanced packaging. What standard form factors should we define? How do we enable debug/test beyond KGD? What kind of power delivery and thermal controls will we need? Can we also enable DVFS and binning? How do these challenges differ between advanced and organic packaging solutions? In this course, we will take a look at these questions and discuss some possible ways forward to address these challenges. New heterogeneous architectures like 2.5D Fanout and 3D Hybrid bonded architectures driving AMD's industry leading advanced technology roadmap to enable power, performance, area, and cost (PPAC) as well as challenges and solutions for large chiplet modules etc. will also be discussed.

4:45 PM

2-6 Charge-Trapping Memories: From the Fundamental Device Physics to 3D Memory Architectures (3D NAND, 3D NOR, 3D DRAM) and Computing in Memory (CIM), Hang-Ting (Oliver) Lue, Macronix Charge-trapping Flash memory devices, including SONOS and its variations, have surpassed floating gate (FG) devices in the commercial market share recently, primarily due to the remarkable success of 3D NAND technology. This concise course will commence with a review of the fundamental physical principles behind bandgap engineered (BE) SONOS, encompassing AB initio modeling of commercially adopted SiON tunnel dielectrics and SiN traps. Detailed scrutiny will extend to 3D NAND architectures, encompassing both standard commercial cells and emerging double-density structures such as hemi-cylindrical or flat cells. Additionally, the potential of 3D NOR structures to offer a superior product performance with low-latency and byte-addressable 3D memory will be explored. Introducing a notable innovation, a micro heater capable of localized heating above 400°C will be presented. This innovation has potential to enhance the P/E cycling endurance of 3D charge-trapping Flash memory to over 100 million cycles, with remarkable high-temperature data retention. Finally, addressing the escalating demands of big-data Al computing, the course will delve into 3D DRAM architectures and the concept of computing in memory (CIM) utilizing 3D memory technology.

Welcome and Awards Presentations

Monday, Dec. 11
Session 1: Welcome and Awards Presentations
Dina Triyoso, TEL Technology Center, America, LLC
General Chair
9:00 AM, Grand Ballroom B

2023 IEEE Andrew S. Grove Award

Awarded to Hon-Sum Philip Wong

"For contributions to novel and advanced semiconductor device concepts and their implementation"

2022 Roger A. Haken Best Student Paper Award

Awarded to Ruben Asanovski

For the paper entitled, "New insights on the excess 1/f noise at cryogenic temperatures in 28 nm CMOS and Ge MOSFETs for quantum computing applications"

2022 EDS Paul Rappaport Award

To: Akshay Arabhavi, Filippo Ciabattini, Sara Hamzeloui, Ralf Flückiger, Tamara Saranovac, Daxin Han, Diego Marti, Giorgio Bonomo, Rimjhim Chaudhary, Olivier Ostinelli, and Colombo R. Bolognesi
 For the paper entitled: "InP/GaAsSb Double Heterojunction Bipolar Transistor Emitter-Fin Technology With fMAX = 1.2 THz "

2022 EDS George Smith Award

To: Sourav De, Franz Müller, Nellie Laleni, Maximilian Lederer, Yannick Raffel, Shaown Mojumder, Alptekin Vardar, Sukhrob Abdulazhanov, Tarek Ali, Stefan Dünkel, Sven Beyer, Konrad Seidel, and Thomas Kämpfe For the paper entitled: "Demonstration of Multiply-Accumulate Operation With 28 nm FeFET Crossbar Array"

2022 EDS Leo Esaki Award

To: Fei Mo, Jiawen Xiang, Xiaoran Mei, Yoshiki Sawabe, Takuya Saraya, Toshiro Hiramoto, Chun-Jung Su, Vita Pi-Ho Hu, and Masaharu Kobayashi

For the paper entitled: "Efficient Erase Operation by GIDL Current for 3D Structure FeFETs With Gate Stack Engineering and Compact Long-Term Retention Mode"

2023 EDS Distinguished Service Award

To: Fernando Guarin, Retired, NY, USA

"For Outstanding and Dedicated Service for the Benefit and Advancement of the Electron Devices Society"

2023 EDS Education Award

To: Gary S. May, University of California, Davis, CA, USA "For dedicated leadership and mentorship that has diversified academic leaders in education"

2023 EDS Lester F. Eastman Award

To: James C. Hwang, Cornell University, Ithaca, NY, USA "For outstanding achievement in high-performance semiconductor devices"

2023 EDS J.J. Ebers Award

To: Mukta Farooq, IBM, Hopewell Junction, NY, USA "For development of emerging heterogeneous integration architectures for 3D ICs"

2023 IEEE/EDS Fellows

*This is a complete listing of the 2023 IEEE/EDS Fellows. Not all Fellows will be recognized at the 2023 IEDM

Shekhar Bhansali - for contributions to portable realtime sensing devices for continuous monitoring **Kyung Cheol CHOI** - for contributions to emissive, flexible, and wearable displays **Tetsuo Endoh** - for contributions to nonvolatile memory and spintronic logic **Harald Gossner** - for contributions to ESD design of advanced IC devices and high speed systems

Masataka Higashiwaki- for contributions to gallium oxide electronics and milimeter-wave gallium nitride transistors

Andras Kis - for contributions to the development of 2D materials and electronic devices

Guann-pyng Li - for contributions to the bipolar device, circuit and technology in silicon and compound semiconductors

Takashi Matsuoka - for contributions to laser diodes for optical communications and nitride semiconductors for light emitting devices

Thomas Mikolajick - for contributions to nonvolatile memory

Yoshiaki Nakano - for contributions to semiconductor integrated photonic devices and circuits

Kenichi Okada - for contributions to millimeter-wave communication circuits design

Boon S. Ooi - for contributions to broadband light emitters and visible light communications

Guann Pyng Li - for contirbutions to the bipolar device, circuit and technology in silicon and compound semiconductors

Munaf T Rahimo - for contributions to high-voltage insulated gate bipolar transistors for grid applications

Sei-Hyung Ryu - for contributions to silicon carbide power device technology

Abu Sebastian - for contributions to in-memory computing for scientific applications

Dmitri Strukov - for contributions to neuromorphic and alternative computing systems based on emerging memory devices

Richard Syms - for contributions to mass spectrometers based on microelectromechanical system technology **Miguel Urteaga** – for contributions to terahertz heterojunction bipolar transistor integrated circuit technology **Pierre Verlinden** - for leadership in high performance silicon solar cell and photovoltaics technology and commercialization

Hua Wang - for contributions to high-efficiency microwave and millimeter-wave power amplifiers **Qiangfei Xia** - for contributions to resistive memory arrays and devices for in-memory computing

Plenary Papers

Technical Program Chair: Kirsten Moselund, Paul Scherrer Institute (PSI) / EPFL

9:30 AM

1-1 Redefining Innovation: A Journey forward in New Dimension Era (Invited), Siyoung Choi, President and GM Foundry Business, Device Solutions Division, Samsung Electronics

The semiconductor industry has been experiencing drastic changes of the surrounding economic and geopolitical circumstances, and it has become more essential because of its permeating role in numerous other industries. In particular, the incessant foundry progress has been maintained through a series of fundamental technology breakthroughs from materials to structures, taming several complicated difficulties associated with technical and cost barriers. The track records set by foundries' technology developments are clear for all to see, and their positive impact on our lives is immeasurable.

10:20 AM

1-2 Making Memory Magic and the Economics Beyond Moore's Law (Invited), Thy Tran, Vice President of Global Frontend Procurement, Micron Technology

The global semiconductor industry, driven by compute, automotive, data storage, and wireless markets, is projected to exceed a trillion-dollar in sales revenue by 2030 (Fig. 1), [1]. The mainstream memory industry bit shipment has increased by 12x for DRAM and 48x for NAND flash in the past decade [2] and this bit growth trend needs to be sustained through continued scaling in the future to meet the projected demands of global data creation (Fig. 2). In addition, generating value from the data is driving the need for memory to be closer to the compute and increase data bandwidth, speed, and energy per bit metrics. Delivering higher bandwidth and speed at lower energy while minimizing power has become a major challenge with respect to continued scaling of memory, which also must deliver year over year cost reduction at faster cadence. In this paper, we touch on

DRAM and NAND scaling challenges and industry trends to tackle the power, performance, area, cost, and time (PPACt) requirements through design and technology co-optimization (DTCO). Such requirements are also driving memory development to explore advanced interconnect and innovative packaging solutions.

11:10 AM

1-3 Semiconductor Challenges in the 5G and 6G Technology Platforms (Invited), Bjorn Ekelund Corporate Research Director, ¹Ericsson AB, Sweden

The global semiconductor industry, driven by compute, automotive, data storage, and wireless markets, is projected to exceed a trillion-dollar in sales revenue by 2030 (Fig. 1), [1]. The mainstream memory industry bit shipment has increased by 12x for DRAM and 48x for NAND flash in the past decade [2] and this bit growth trend needs to be sustained through continued scaling in the future to meet the projected demands of global data creation (Fig. 2). In addition, generating value from the data is driving the need for memory to be closer to the compute and increase data bandwidth, speed, and energy per bit metrics. Delivering higher bandwidth and speed at lower energy while minimizing power has become a major challenge with respect to continued scaling of memory, which also must deliver year over year cost reduction at faster cadence. In this paper, we touch on DRAM and NAND scaling challenges and industry trends to tackle the power, performance, area, cost, and time (PPACt)requirements through design and technology co-optimization (DTCO). Such requirements are also driving memory development to explore advanced interconnect and innovative packaging solutions.

Technical Sessions

Session 2: Advanced Logic Technology (ALT) - Gate-All-Around and New Channel Material Devices 1:30 PM, Grand Ballroom A

Co-Chairs: Anne Vandooren, IMEC and Byounghak Hong, Samsung

This session covers recent advances in 2D transition metal dichalcogenide (TMD) and gate-all-around (GAA) devices to further extend Moore's law, consisting of six papers both from industry and academia. Two papers highlight 2D channel material devices. The first paper focuses on MoS2 single channel performance optimization and demonstrates 2 -monolayer stacked channels formation thanks to highly selective channel release. The second paper addresses manufacturability of 2D materials at 300mm wafer scale. The next three papers focus on Si nanosheet GAA transistors. The first one is an invited paper which identifies challenges to further scale GAA devices from a patterning perspective with EUV insertion. The second one demonstrates the performance benefits of a nanosheet technology optimized for a 77K operating temperature. The third paper is a systematic study of the impact of Si (001) and (110) orientation on nanosheet NFET and PFET showing an overall better performance on (001) substrate orientation. The last paper of the session presents a new fabrication process of GeOI FinFETs based on layer transfer to eliminate channel defects and maximize device performance at 10K.

1:35 PM

2-1 Monolayer-MoS₂ Stacked Nanosheet Channel with C-type Metal Contact, Yun-Yan Chung¹, Wei-Sheng Yun¹, Bo-Jhih Chou², Chen-Feng Hsu¹, Shao-Ming Yu¹, Goutham Arutchelvan¹, Ming-Yang Li¹, Tsung-En Lee¹, Bo-Jiun Lin¹, Chen-Yi Li², Aslan Wei¹, D. Mahaveer Sathaiya¹, Cheng-Ting Chung¹, San-Lin Liew¹, Vincent D.-H. Hou¹, Wen-Hao Chang³, Bo-Heng Liu⁴, Chien-Wei Chen⁴, Chien-Ying Su⁴, Chi-Chung Kei⁴, Jin Cai¹, Chung-Cheng Wu¹, Jeff Wu¹, Tung-Ying Lee¹, Chao-Hsin Chien², Chao-Ching Cheng¹, Iuliana P. Radu¹ Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, ²Institute of Electronics National Yang Ming Chiao Tung University, Hsinchu, Taiwan, ³Department of Electrophysics National Yang Ming Chiao Tung University, Hsinchu, Taiwan, ⁴Taiwan Instrument Research Institute, National Applied Research Laboratories, Hsinchu, Taiwan

First demonstrates stacked-nanosheet-devices with 1L-MoS₂ after release 2 nanosheets simultaneously. Two-stacked 1L-MoS₂ nanosheets can be released 150nm, proving excellent mechanical properties. Conformal-gate-stack-deposition on 2-stacked MoS₂-sheets is confirmed. 'C-type' wrap-around-contact is demonstrated

for contact-area-increasing. First time, gate-stack and its impact on SS, Vth and hysteresis are presented on single-GAA-NSFET with postive-Vth.

2:00 PM

2-2 Exploring manufacturability of novel 2D channel materials: 300 mm wafer-scale 2D NMOS & PMOS using MoS₂, WS₂, & WSe₂

Chelsey Dorow¹, Tom Schram², Quentin Smets², Kevin O'Brien¹, Kirby Maxey¹, Chia-Ching Lin³, Luca Panarella^{2,4}, Ben Kaczer², Nazmul Arefin¹, Anandi Roy³, Rob Jordan⁵, Adedapo Oni⁵, Ashish Penumatcha¹, Carl Naylor¹, Mahmut Kavrik¹, Daire Cott², Benjamin Groven², Valeri Afanasiev^{2,4}, Pierre Morin², Inge Asselberghs², Cesar Lockhart de la Rosa², Gouri Sankar Kar², Matthew Metz³, Uygar Avci³, Intel, ²IMEC, ³Components Research, Intel Corporation, ⁴KU Leuven, ⁵Intel Corporation

We scale up to 300 mm both NMOS and PMOS 2D transistors using today's leading TMD candidates: MoS_2 , WS_2 , and WSe_2 . MoS_2 outperforms WS_2 for NMOS while WSe_2 multi-layers show high PMOS on-currents reaching 200 μ A/ μ m. Larger TMD grain sizes show up to 10× higher on-currents and steeper SS.

2:25 PM

2-3 Scaling opportunities for Gate-All-Around and beyond: A patterning perspective (Invited) Indira Seshadri¹, Eric Miller¹, Jennifer Church¹, Jingyun Zhang¹, Andrew Greene¹, Julien FROUGIER¹, Tao Li¹, Yasiel Cabrera¹, Martin Burkhardt¹, Spyridon Skordas¹, Luciana Meli¹, Nelson Felix¹ IBM

Here, we review how EUV (extreme ultraviolet) lithography especially in the front end of line simplifies gate all around fabrication. We discuss avenues to the further scaling of GAA - High Numerical Aperture (NA=0.55) EUV and chiplet integration.

2:50 PM

2-4 High Performance Nanosheet Technology Optimized for 77 K

Ruqiang Bao¹, Liqiao Qin², Julien FROUGIER², Sung Dae Suk², Mohamed Rabie², Utkarsh Bajpai², Anthony Chou², Bettina Nechay³, Mohamed Mohamed⁴, Ruturaj Pujari², Terence Weir⁴, Karen Harmon⁴, Aditya Varma⁴, Wayne Armstrong-Moore³, Alberto Cestero², Susan Emans², Prateek Hundekar², R Joshi², Juntao Li², Xuan Liu², Steve Lucarini², Carl Radens², Shahab Siddiqui², Henry Trombley², Andres Bryant², Mohammad Hasanuzzaman², Amlan Majumdar², Min Gyu Sung², Jingyun Zhang², Effendi Leobandung², ¹IBM Research, ²IBM, ³Northrop Grumman, ⁴MIT Lincoln Laboratory

We demonstrated high performance Nanosheet technology at 77 K with dual work function metals (WFMs) and dual dipoles at 77 K. Nanosheet with low V_{DD} (0.3 - 0.4 V) at 77 K provides comparable performance to that at 300K with V_{DD} =0.75V, but at much lower power.

3:40 PM

2-5 Evaluation of (110) versus (001) Channel Orientation for Improved nFET/pFET Device Performance Trade-Off in Gate-All-Around Nanosheet Technology

Shogo Mochizuki¹, Nicolas Loubet¹, Pial Mirdha¹, Curtis Durfee¹, Huimei Zhou¹, Gen Tsusui¹, Julien FROUGIER², Reinaldo Vega², Liqiao Qin², Nelson Felix², Dechao Guo¹, Huiming Bu¹, IBM Research, ²IBM

Stacked gate-all-around nanosheet (NS) pFET and nFET transistors have been fabricated on (110) and (001) substrates to determine the device performance dependence on Si channel orientation for short and long-channel NS devices.

4:05 PM

2-6 First Demonstration of Defect Elimination for Cryogenic Ge FinFET CMOS Inverter Showing Steep Subthreshold Slope by Using Ge-on-Insulator Structure

Xin-Ren Yu¹, Chin-Cheng Hsieh², Min-Hui Chuang³, Min-Yu Chiu⁴, Tsung-Chieh Sun², Wei-Zhe Geng¹, Wen-Hsin Chang⁵, Yu-Jen Shih¹, Wen-Hsiang Lu¹, Wei-Chieh Chang¹, Yu-Chuan Lin¹, Yu-Chia Pai¹, Chia-Yen Lai⁶, Chiung-Yi Yang¹, Yun Dei⁷, Nien-Chih Lin⁸, Hao-Yu Lu⁹, Ming-Han Chuang¹, William Cheng-Yu Ma¹⁰, Chien-Ting Wu⁸, Kuo-Hsing Kao¹, Darsen D. Lu¹, Yao-Jen Lee^{8,11}, Guang-Li Luo⁸, Meng-Hsueh Chiang¹, Tatsuro Maeda⁵, Wen-Fa Wu⁸, Yi-Ming Li³, Tuo-Hung Hou⁸, Yeong-Her Wang¹,

¹Dept. of Electrical Engineering, National Cheng Kung University, ²Academy of Innovative Semiconductor and Sustainable Manufacturing, National Cheng Kung University, ³Institute of Communications Engineering, National Yang Ming Chiao Tung University, ⁴Dept. of Electrical Engineering, National Sun Yat-Sen University, ⁵National Institute of Advanced Industrial Science and Technology, ⁶Institute of Artificial Intelligence Innovation, National Yang Ming Chiao Tung University, ⁷Institute of Biomedical Engineering, National Yang Ming Chiao Tung University, ⁸Taiwan Semiconductor Research Institute, ⁹Intelligent Computing Industrial Doctorate Program, Miin Wu School of Computing, National Cheng Kung University, ¹⁰Dept. of Electrical Engineering, Natl. Sun Yat-Sen University, ¹¹Institute of Pioneer Semiconductor Innovation, National Yang Ming Chiao Tung University

This work presents experimental electrical characteristics and circuit prediction at cryogenic temperatures for three different kinds of germanium (Ge)-based FETs with advanced Fin/GAA structures. Among them, the layer-transferred GeOI FinFET significantly improves its I-V characteristic during cryogenic measurements. The developed GeOI fabrication method provides an effective way to eliminate the defects originating from misfit dislocations at the Ge/Si substrate during epitaxial growth, which would be treated as the key to device performance enhancement under 10 K. According to the measured IV at 10 K and circuit prediction, GeOI FinFETs with high Ge crystallinity are strong candidates for High-Performance-Computing applications.

Session 3: Modeling and Simulation (MS) - 2-D materials for advanced logic and quantum applications 1:30 PM, Grand Ballroom B

Co-Chairs: Devin Verreck, IMEC and Francois Triozon, CEA-Leti

The session includes 4 papers on the modeling of 2-D materials for advanced logic and quantum computing applications. The first 2 papers discuss conventional logic scaling, while the last 2 assess the potential of 2-D materials for quantum computing and spin logic. The first paper, by Gilardi and Zeevi of Stanford University, is a DTCO optimization of a dielectric barrier layer to improve EDP. The second paper, by Knobloch of TU Wien (invited), presents an overview of TCAD and compact model approaches to benchmark performance and reliability. The third paper, by Agashiwala of University of California Santa Barbara, evaluates 2-D materials for cryo-CMOS interface electronics in quantum computing, highlighting the advantages to conventional semiconductors. The fourth paper, by Zhang of University of California Santa Barbara, assesses 2-D materials for spin logic and interconnects, showing significant improvements in EDP and spin diffusion lengths.

1:35 PM

3-1 Barrier Booster for Remote Extension Doping and its DTCO in 1D & 2D FETs

Carlo Gilardi¹, Gilad Zeevi¹, Suhyeong Choi¹, Sheng-Kai Su², Terry Hung², Shengman Li¹, Nate Safron³, Qing Lin¹, Tathagata Srimani¹, Matthias Passlack³, Gregory Pitner³, Edward Chen², Iuliana Radu², H.-S. Philip Wong¹, Subhasish Mitra¹,

¹Stanford University, ²Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan, ³Taiwan Semiconductor Manufacturing Company Limited, San Jose, CA, USA

We present *dielectric barrier booster* for remote extension doping in low-dimensional materials. Leveraging extensive DTCO, barrier booster enables 1.5× energy-delay product (EDP) benefits vs. no-barrier case. We derive insights and doping guidelines for Carbon Nanotube and MoS₂ FETs and we project 1.9× and 4.6× EDP benefits respectively vs. extension-undoped FETs.

2:00 PM

3-2 Modeling the Performance and Reliability of Two-Dimensional Semiconductor Transistors (Invited)

Theresia Knobloch¹, Dominic Waldhoer¹, Mohammad Davoudi¹, Alexander Karl¹, Pedram Khakbaz¹, Manuel Matzinger¹, Yichi Zhang², Kirby K Smithe³, Aftab Nazir⁴, Chris Liu⁴, Yury Yuryevich Illarionov⁵, Eric Pop³, Hailin Peng², Ben Kaczer⁶, Tibor Grasser¹.

¹TU Wien, ²Peking University, ³Stanford University, ⁴Huawei Technologies R&D, ⁵SUSTech University, ⁶IMEC

2D materials offer high mobilities and drive currents in atomically thin layers, allowing for excellent gate control. To enable the transition from prototypes to integrated circuits at an industrial scale, physical predictive modeling tools are required. We show how TCAD and compact models can be used to describe the performance.

2:25 PM

3-3 Advancing High-performance Large-Scale Quantum Computing with Cryogenic 2D-CMOS Kunjesh Agashiwala¹, Arnab Pal¹, Hang Cui¹, Tanmay Chavan¹, Wei Cao¹, Kaustav Banerjee^{1,} ¹UC Santa Barbara

This paper provides the first comprehensive insight into 2D-semiconductors (2DS) as a cryogenic-CMOS-interface-electronics platform to enable large-scale quantum-computing. Using rigorous ab-initio and transport simulations, we demonstrate that 2DS-FETs operate at ultralow supply-voltages with minimal noise introduced to qubits along with significantly reduced device-to-device mismatch, leading to unmatchable energy-efficiency and performance.

2:50 PM

3-4 A Materials-Device Co-Design Framework for Realizing Ultra Energy-Efficient All-2D-Spin-Logic Circuits with 2D-Materials

Shuo Zhang¹, Arnab Pal², Wenyan Yin¹, Wei Cao², Kaustav Banerjee², ¹Zhejiang University, ²University of California, Santa Barbara

This work introduces a materials-device co-design framework for optimizing spin-transistors and -interconnects employing 2D-materials. It is shown that optimized 2D-spin-transistors outperform MOSFETs by yielding more than two-orders of magnitude improvement in energy-efficiency, while Gr spin interconnects can provide diffusion lengths exceeding 25 µm, thereby paving the way for all 2D-spin-logic.

Session 4: Reliability Of Systems and Devices (RSD) - Protection from ESD, Thermal Runaway and Corrosion

1:30 PM. Continental 1-3

Co-Chairs: Bonnie Weir, Broadcom and Susanna Reggiani, Università di Bologna

The session starts with the analysis of various ESD-protection devices dealing with the most innovative technologies and covers prevention of thermal runaway and corrosion. The first paper from K.U. Leuven, by W-C. Chen, addresses the protection of extremely thin wafers with double-sided connectivity. The next paper, from the University of Illinois, by S. Huang, proposes a novel silicon-controlled rectifier in a finFET technology. The third paper, from NYCU-Taiwan, by Tz-Wun Wang, proposes an ESD-protection methodology for monolithic GaN-on-Silicon. Stephen Poon (TSMC) follows with an invited talk, which gives a general view of ESD reliability in advanced nodes. The fifth talk from Stanford University, by K. Woo, moves on to present innovations in diamond-based cooling to prevent thermal runaway. The final talk from Purdue University, by M. Asaduz Zaman Mamun, presents a holistic approach to prevent wirebond corrosion failure.

1:35 PM

4-1 ESD Challenges in 300nm Si Substrate of DTCO/STCO Scaling Options

Wen-Chieh Chen¹, Shih-Hung Chen², Anabela Veloso², Kateryna Serbulova³, Geert Hellings⁴, Guido Groeseneken¹

¹KULeuven/imec, ²Imec, ³KULeuven/Imec, ⁴imec

In DTCO/STCO era, sub-µm Si substrate is essential for vertical connections. This work first- time evaluates the ESD performance of various ESD devices with 300nm wafer thickness and nTSV. The thermal dissipation of these ESD devices with BS contact/ metals were studied for a possible solution to the thermal issue.

2:00 PM

4-2 Poly-Bounded Silicon-Controlled-Rectifier for ESD Protection in FinFET Technology

Shudong Huang¹, Srivatsan Parthasarathy², Yuanzhong Zhou², Jean-Jacques Hajjar², Elyse Rosenbaum¹, University of Illinois at Urbana-Champaign, ²Analog Devices Inc.

A low-capacitance, low trigger voltage, and fast turn-on silicon-controlled rectifier (SCR) is developed for electrostatic discharge (ESD) protection in a FinFET technology. A deep-Nwell biasing technique is introduced. The proposed SCR device can sink more than 10-A of VFTLP current at 5V and with less than 80-fF of capacitive loading.

2:25 PM

4-3 ESD HBM 3kV Discharge for Monolithic GaN-on-Si HEMTs Integrated Chips

Tz-Wun Wang¹, Chang-Lin Go¹, Sheng-Hsi Hung¹, Chi-Yu Chen¹, Po-Jui Chiu¹, Ke-Horng Chen¹, Kuo-Lin Zheng^{1,2}, Ying-Hsi Lin³, Tsung-Yen Tsai³, Shian-Ru Lin³,

¹NYCU, ²Chip-GaN Power Semiconductor, ³Realtek Semiconductor

This paper proposes ESD protection in GaN-on-silicon processes. Due to well-designed ESD circuits and tunable geometry of GaN devices, the disadvantage of large I_Q in conventional ESD schemes can be reduced to 8.11 μ A, a 222x improvement, by an area-efficient implementation, and discharge 3kV and 100V HBM and MM tests, respectively.

3:15 PM

4-4 ESD Reliability in Advanced Nodes (Invited)

Steven Szehang Poon¹, Ming-Hong Kao¹, Wei-Chao Chang¹, T.F. Huang¹, ¹TSMC

Standard ESD protection structures continue to perform well in advanced technologies. However, Power, Performance, and Area (PPA) considerations have increased the importance of accurately deploying a sufficient but not excessive amount of ESD protection. This invited paper will describe how device and product ESD qualification efforts support these critical changes.

3:40 PM

4-5 Interlayer Engineering to Achieve <1 m²K/GW Thermal Boundary Resistances to Diamond for Effective Device Cooling

Kelly Woo¹, Mohamadali Malakoutian¹, Youhwan Jo², Xiang Zheng³, Thomas Pfeifer⁴, Ramandeep Mandia⁵, Taesoon Hwang², Henry Aller⁶, Daniel Field³, Patrick Hopkins⁴, Samuel Graham⁶, Martin Kuball³, Kyeongjae Cho², Srabanti Chowdhury¹

¹Stanford University, ²UT Dallas, ³University of Bristol, ⁴University of Virginia, ⁵Arizona State University, ⁶University of Maryland, College Park

Highly localized electric fields and resulting high temperatures can degrade semiconductor devices, leading to premature failure. Diamond with its high thermal conductivity is an effective device/chip level heat-spreader when integrated at the channel/junction. However, a bottleneck lies in the thermal boundary resistance between the hotspot and the heat spreader. Atomistic thermal transport modeling was used to show the reduction of TBR below the diffuse-mismatch theory predictions is possible with a SiC interlayer. Experimentally, the interlayer crystallinity and thickness were engineered to produce TBRs of 3.1±0.7 and 1.89±0.18m²K/GW. This can lead to W-band power to >30 W/mm in GaN HEMTs.

4:05 PM

4-6 A Holistic Approach to Predict Wirebond Corrosion Failure in Extreme Operating Environments Md Asaduz Zaman Mamun¹, Amar Mavinkurve², René Rongen², Michiel van Soestbergen², Muhammad A. Alam¹

¹Purdue University, ²NXP Semiconductors

In this study, we: (i) investigate in-situ ion migration behavior in the EMC (under various use conditions) using measured leakage current across the metal-EMC-metal capacitive structure, (ii) determine migrated/ localized ions near the bond pad using 3D numerical simulation, (iii) encapsulate the insights from the simulations and the assumption of a first-order redox reaction into a failure distribution model, and (iv) provide physics-based reasoning for the power-law observed in the empirical accelerated failure model. The proposed model is validated by IC failure data from multiple companies, i.e., Cisco, Motorola, NXP, and Huawei.

Session 5: Neuromorphic Computing (NC) - Neuromorphic Hardware

1:30 PM, Continental 4

Co-Chairs: Sanghyeon Kim, KAIST and Eric Vogel, Georgia Tech

This session covers bioinspired neuromorphic technologies featuring novel device demonstrations. The first paper describes a dendrite-like device that discriminates spatiotemporal patterns of pulses for parallel processing. The second paper experimentally demonstrated ReRAM devices enabling scalable online e-Prop learning algorithms. The third is an invited paper which describes the fundamental relationship between the switching dynamics of redox-based memristive devices and their analog programming capability for neuromorphic applications. The fourth paper demonstrates that back-end-of-the-line oscillatory neurons based on InGaAs biristors and coupled via capacitive synapses are suitable for solving complex pattern recognition tasks. The final paper demonstrates a multifunction three-dimensional vertical random-access memory array where different layers exhibit nonvolatile properties and volatile characteristics, respectively, can be used to implement multimodal neuromorphic computing tasks such as video recognition.

1:35 PM

5-1 Multi-gate FeFET Discriminates Spatiotemporal Pulse Sequences for Dendrocentric Learning Hugo J.-Y. Chen¹, Matthew Beauchamp¹, Kasidit Toprasertpong¹, Fei Huang¹, Louis Le Coeur¹, Thorgund Nemec², H.-S. Philip Wong¹, Kwabena Boahen¹ Stanford University, ²GlobalFoundries

This paper presents a dendrite-like device that discriminates spatiotemporal patterns of pulses for parallel processing in 3D neuromorphic architectures. The device utilizes the ferroelectric layer in a segmented multigate FeFET design to detect a consecutive sequence of input pulses. Experimental results demonstrate successful emulation of highly selective sequence discrimination in dendrites of neurons in the cortex and highlight up to 100× signal-margin (output current differences). This nanodendrite design offers a neuromorphic solution to thermally scalable parallel processing in 3D systems. 2:00 PM

5-2 ReRAM-Based NeoHebbian Synapses for Faster Training-Time-to-Accuracy Neuromorphic Hardware

Tinish Bhattacharya¹, Sai Sukruth Bezugam¹, Shubham pande^{1,2}, Ewelina Wlazlak¹, Dmitri Strukov¹, ¹UC Santa Barbara, ²IIT Madras

For the first time, NeoHebbian artificial synapses based on ReRAM devices have been proposed and demonstrated, enabling scalable online e-Prop learning. These synapses, with two state variables, use either a pair of ReRAM devices in different configurations or a heater-assisted design for weight updates. Benchmarks show these synapses significantly reduce training time and energy in temporal data modeling applications.

2:25 PM

5-3 Engineering the kinetics of redox-based memristive devices for neuromorphic computing (Invited)

Regina Dittmann¹, Alexandros Sarantopoulos², Christopher Bengel³, Alexander Gutsche², Felix Cüppers², Susanne Hoffmann-Eifert², Stephan Menzel²

¹Forschungszentrum Jülich, ²Forschungszentrum Jülich GmbH, ³RWTH Aachen University

For neuromorphic computing applications, analog programming characteristics with linear updates are highly desirable. Here, we discuss the relation between the switching dynamics of redox-based memristive devices and their analog programming capability. We identify three groups of devices based on the valence change mechanism with characteristic properties. Experimental results and theoretical considerations suggest that analog switching can be achieved if a thermal runaway is avoided. Moreover, we argue that internal series resistances play a crucial role in controlling the runaway and determining the accessible resistance window.

2:50 PM

5-4 BEOL-compatible 4F² Single Crystalline Semiconductor Oscillator for Low-power and Large-scale Oscillatory Neural Network Hardware

Joon Pyo Kim¹, Hyun Wook Kim², Jaeyong Jeong¹, Juhyuk Park¹, Seong Kwang Kim¹, Jongmin Kim³, Jiyong Woo², Sanghyeon Kim¹
¹KAIST, ²KNU, ³KANC

Oscillatory neural network (ONN) is suitable for solving complex patterns. In this work, we demonstrated the feasible ONN hardware based on an InGaAs biristor, a single-crystal semiconductor exhibiting high reliability, uniformity, and repeatability. We expect that the advantages of the InGaAs biristor-based oscillator in terms of its cell size (4F2), low-temperature fabrication (< 100 °C), and high reliability will contribute to future advancements in 3D stackable ONN hardware systems.

3:15 PM

5-5 High Area Efficiency (6 TOPS/mm²) Multimodal Neuromorphic Computing System Implemented by 3D Multifunctional RRAM Array

Wenxuan Sun^{1,2}, Yi Li¹, Xiaoxin Xu¹

¹State Key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences, ²University of Chinese Academy of Sciences, Beijing, China

For the first time, we demonstrated a multifunction three-dimensional (3D) vertical random-access memory (RRAM) array (MF-3DRRAM) where different layers exhibit nonvolatile properties and volatile characteristics respectively to implement multimodal neuromorphic computing. The RRAM cells in the 1st layer (WL: TiN) and the 2nd layer (WL: Ru) have different dynamic characteristics, which are used to construct multi-scale reservoirs (M-RC). The RRAM in 3rd layer (WL: W) exhibits analog switching behavior, applying for convolutional neural network (CNN) and full connection (FC) layer. A multimodal neuromorphic computing system with the network of M-RC+CNN is implemented by the MF-3DRRAM. The multifunction of the fabricated MF-3DRRAM chip is validated through the multimodal video recognition task, exhibiting high accuracy (98%), high area efficiency (6 TOPS/mm²) and low energy consumption (1.4pJ/operation). This proposed MF-3DRRAM is of great significance for miniaturized, low-power hardware implementations for edge computing.

Session 6: Memory Technology (MT) - DRAM

1:30 PM, Continental 5

Co-Chairs: DerChang Kau, Intel Corp and Haitao Liu, Micron

This Session includes 7 papers in the advances of DRAM technology. We will start with 3 approaches to deliver 4F^2 cell. Samsung Electronics Co. (SEC) will introduce tri-gate and gate all around access device while CXMT will exhibit the recent advances in vertical channel access devices. SEC will also demonstrate vertical IGZO channel device for DRAM technology beyond 10nm. To mitigate the constraint wordline resistance in DRAM, SK Hynix Inc.'s work-function engineering of metal gate is explored to improve DRAM performance at scaling. Last but not least, there are 3 exciting papers on capacitor-less DRAM. Macronix International Co. and SEC use Thyristor based DRAM cell enabling 3D DRAM integration beyond 10nm. Institute of Microelectronics of Chinese Academy of Sciences uses 2TOC IGZO channel demonstrates 4bits/cell with retention >1000s.

1:35 PM

6-1 Self-Aligned in 2Pitch Cell Array Transistor (S2CAT) for 4F2 Based DRAM Generation Extension

Seokhan Park¹
¹Samsung

This paper presents a novel $4F^2$ cell transistor for future DRAM. The self-aligned in 2-pitch cell array transistor (S2CAT) in this work uses a back-gate (BG) shared by two neighboring cells to control threshold voltage (V_T) and the spacers of BG was employed as masks for the Si vertical channels.

2:00 PM

6-2 High-Performance Gate-all-around Junctionless Vertical-Channel Transistors with the Ultra-low Sub-threshold Swing for Next-generation 4F² DRAM

Abraham Yoo¹, Jiang Yi¹, Yunsong Qiu¹, Yuhong Zheng¹, Chen Yang¹, Daohuan Feng¹, Yucheng Liao¹, Xiangbo Kong¹, Jianfeng Xiao¹, Dongsheng Xie¹, Jinying Liu¹, Jian Chu¹, Di Ma¹, Minrui Hu¹, Wenli Zhao¹, Guangsu Shao¹, Chao Lin¹, Kai Shao¹, Yan Wang¹, Handong Xu¹, Zelun Li¹, Kuoming Huang¹, Xingkun Xue¹, Tingting Gu¹, Kang You¹, Xiang Liu¹, Jong Sung Jeon¹, Shufang Si¹, Yanzhe Tang¹, Mingde Liu¹, Yadong Guo¹, Jintao Chen¹, Mingtang Zhang¹, Xinwen Jin¹, GJ Yang¹, DH Han¹, Ted Park², Deyuan Xiao¹, Chao Zhao², Kanyu Cao¹ ¹CXMT, ²BJSAMT

In this paper, we have successfully fabricated the junction-less GAA VCT combined with a hexagonal capacitor to realize a compact $4F^2$ DRAM architecture. It shows the breakthroughs of $I_{on}/I_{off} > 10^9$ and SS = 62.5 mV/dec. We also elaborated on various key process issues and device parameters and how they impact on performance.

2:25 PM

6-3 Highly Manufacturable, Cost-Effective, and Monolithically Stackable 4F² Single-Gated IGZO Vertical Channel Transistor (VCT) for sub-10nm DRAM

Daewon Ha¹, Wonsok Lee¹, Min Hee Cho¹, Masayuki Terai¹, Sung-Won Yoo¹, Hwan Kim¹, Yongjin Lee¹, Sanghoon Uhm¹, Mintae Ryu¹, Changhyuck Sung¹, Younggeun Song¹, Kiseok Lee¹, Sang Wuk Park¹, Kong-Soo Lee¹, YongSuk Tak¹, Eunsuk Hwang¹, Jiwon Chae¹, Changik Im¹, Seong Jae Byeon¹, Minji Hong¹, Kihyung Sim¹, Woo Je Jung¹, Huije Ryu¹, Moonju Hong¹, Sungjoon Park¹, Jaeho Pak¹, YOONHWAN CHOI¹, Seungwon Lee¹, Gunjoo Woo¹, Juho Lee¹, Dae Sin Kim¹, Bong Jin Kuh¹, Yu Gyun Shin¹, Jaihyuk Song¹, ¹Samsung Electronics

For the first time, we demonstrated experimentally 4F² single-gated IGZO-VCT, monolithically stacked on top of core/peripheral transistors without wafer bonding process for sub-10nm DRAM.

2:50 PM

6-4 A Workfunction Engineered Middle-Silicon-TiN Gate (MSTG) Cell Transistor in 16Gbit DRAM for High Scalability and Long Data Retention

Seong-Wan Ryu¹, Kyung Kyu Min¹, Sunghwan Hwang¹, Hyunmin Seung¹, Sungsoo Yoon¹, Yoonjae Nam¹, Jungmin Moon¹, Yaeji Kim¹, Euntae Kim¹, Jongkook Park¹, Kyoungchul Jang¹, Sinwoo Kang¹, Taekyun Kim¹, Seonsoon Kim¹, Ilsup Jin¹, Seonyong Cha¹
¹SK hynix Inc.

To mitigate constraint of the increased gate resistance for dual-workfunction-gate cell transistors as a DRAM standard platform, a middle-silicon-TiN gate, which replaces the n+-polysilicon with ultra-thin TiN/silicon interlayer/TiN was demonstrated in fully integrated 1x-nm 16Gb and provides superior retention time without sacrificing gate resistance compared to the single workfunction gate.

3:40 PM

6-5 A Highly Pitch-Scalable Capacitor-less 3D DRAM Using Cross-bar Selection with Gate-Controlled Thyristor (GCT) Featuring High Endurance and Free Read-Disturb

Wei-Chen Chen¹, Hang-Ting Lue¹, Ming-Hung Wu¹, Yu-Tang Lin¹, Keh-Chung Wang¹, Chih-Yuan Lu¹ Macronix

We enhanced the 3D DRAM GCT by incorporating cross-bar array selection, achieving self-rectifying IBL-VBL curves, low leakage, and enabling vertical-BL 3D DRAM for improved sensing and pitch scaling. It holds promise for high-layer stacking and DRAM-based computing in memory.

4:05 PM

6-6 3-STAR : A <u>Super-steep switching, Stackable, and Strongly Reliable Transistor Array RAM for Sub-10nm DRAM and beyond</u>

Kyunghwan Lee¹, Sungwon Yoo¹, Jaeho Hong¹, Hyun-cheol Kim¹, YongSeok Kim¹, Ilgweon Kim¹, Daewon Ha¹, Yu-Gyun Shin¹, Jaihyuk Song¹
¹Samsung Electronics

We proposed and reviewed a novel capacitor-less DRAM named 3-STAR. It has VCT structure and is stackable, so it is very advantageous for footprint. The memory characteristics are dramatically improved thanks to trap layer insertion. It is a highly promising candidate device for the next-generation DRAM device.

4:30 PM

6-7 First Demonstration of True 4-bit Memory with Record High Multibit Retention >10³s and Read Window >10⁵ by Hydrogen Self-Adaptive-Doping for IGZO DRAM Arrays

Gangping Yan^{1,2,3}, Yanna Luo¹, Jianjian Wang¹, Zhiyu Song¹, Chuqiao Niu¹, Shangbo Yang¹, Guoliang Tian¹, Jiaxin Yao¹, Xueli Ma², Qingzhu Zhang¹, Jinjuan Xiang², Na Zhou¹, Guilei Wang², Gaobo Xu¹, Zhenhua Wu^{1,4}, Jinshun Bi³, Chao Zhao², Jun Luo¹, Huaxiang Yin¹

¹Institute of Microelectronics of Chinese Academy of Sciences, ²Beijing Superstring Academy of Memory Technology, Beijing 100176, China, ³University of Chinese Academy of Sciences, ⁴School of Integrated Circuits, University of Chinese Academy of Sciences

For the first time, we demonstrate a true 4-bit memory with large operation margin, and record-long multibit retention with largest window in IGZO-based 2T0C DRAM. It is enabled by a low-cost oxygen-compensated hydrogen self-adaptive-doping (OHAD) method. Due to controllable compensation for defects and enhanced source/drain doping, the best-in-class devices exhibit the V_{TH} modulated to +0.23V and I_{on} boosted to 35µA/µm, with smallest variation of $\sigma(V_{TH})$ =25mV and $\sigma/\mu(I_{on})$ =4%. It yields a record-high memory window >10⁵ and retention of 10⁴s with largest margin, capable of first 16-level separated states for realizing true 4-bit 2T0C cells with record-long 1000-s retention in multibit operation.

Session 7: Focus Session 4: Neuromorphic Computing for Smart Sensors - SMB/NC/EDT - Focus Session - Neuromorphic Computing for Smart Sensors

1:30 PM, Continental 6

Co-Chairs: Hidehiro Fujiwara, TSMC and Xiaoting Jia, Virginia Tech

This focus session includes 6 invited papers that describe recent advances in neuromorphic computing and smart sensors. The first paper from Università di Pisa and Quantavis s.r.l. discusses the fabrication of analog neuromorphic circuits based on a standard silicon CMOS process, heterostructures of two-dimensional materials (2DMs), and a hybrid technology. They show floating-gate FETs – both in silicon and 2DMs – as promising analog non-volatile memories (NVMs) enabling good analog computing precision. The second paper from Samsung Advanced Institute of Technology describes a novel analog in-sensor computing architecture, enhancing the existing fully parallel analog processing system by incorporating analog circuits to store layer outputs. The third paper from Sony presents image recognition processing and its algorithm compression technique incorporating computing capabilities for efficient processing in CMOS image sensors for edge devices. The fourth paper from Brown University, Northeastern University, Raytheon BBN, and Boston University reviews state-of-the-art examples of capacitive imaging arrays and presents new demonstrations of all-electrical imaging of growing bacterial cultures. The next paper, from Carnegie Mellon University, presents a novel capacitance biosensor for characterizing DNA origami. Their biosensor was fabricated in a 0.18um CMOS process and they also demonstrate a self-referencing data acquisition scheme to reduce the variance in DNA origami measurements. The last paper from University of Maryland proposes two sensors, ISFET and capacitive sensor arrays for measuring pH and real time monitoring of cell growth.

1:35 PM

7-1 The case for hybrid analog neuromorphic chips based on silicon and 2D materials (Invited)

Giuseppe lannaccone¹

¹University of Pisa

We discuss the challenges and the opportunities of the hybrid integration of 2D materials into a CMOS technology platform with the aim of equipping devices at the edge of the cloud with cognitive capabilities, through innovations in architectures, circuits and technology.

2:00 PM

7-2 Case study of tactile sensors: system level approach to analog in sensor computing (Invited)

Min Young Mun¹, Sei Joon Kim¹, Seok Ju Yun¹, Sang Joon Kim¹

¹Samsung Electronics

We propose a novel analog in-sensor computing architecture, enhancing the existing fully parallel analog processing system by incorporating analog circuits to store the outputs of layers. Through simulations using tactile sensors, we demonstrate a 65% reduction in area and superior power efficiency, twice as efficient as the previous work.

2:25 PM

7-3 Intelligent Vision Sensor and Edge Computing Envisage the Future (Invited)

Ryoji Eki¹, Ryohei Kawasaki¹, Eita Yanagisawa¹

¹Sony Semiconductor Solutions

We present a method of edge computing and its algorithm compression technique, which incorporates computing capabilities for efficient processing in CMOS image sensors. Furthermore, we demonstrate the evolution of image recognition processing resulting from the advancement of devices on showcasing practical examples utilizing event-based vision sensors.

3:15 PM

7-4 Live-Cell Imaging with Integrated Capacitive Sensor Arrays (Invited)

Jacob K Rosenstein¹, Joseph Larkin², Yongchao Yin³, Slava Epstein³, Meni Wanunu³, Aaron Adler⁴ ¹Brown University, ²Boston University, ³Northeastern University, ⁴Raytheon Technologies

Integrated capacitive imaging arrays offer intriguing possibilities for cell culture monitoring, offering low cost, portability, single-cell resolution, a wide field of view, and co-integration with multiple electrochemical sensing and stimulation modes. Here we review the state of the art, and present new demonstrations of all-electrical imaging of growing bacterial cultures.

3:40 PM

7-5 Towards CMOS Capacitance Sensors for DNA Origami Characterization (Invited)

Marc Dandin¹, Md Sakibur Rahman Sajal¹, Kai-Chun Lin¹, Yann Gilpin¹, Vismaya Walawalkar¹, Fahimeh Dehghandehnavi¹, Rebecca Taylor¹,

¹Carnegie Mellon University

This work features a novel capacitance biosensor for characterizing DNA origami.

4:05 PM

7-6 Scalable biosensors using standard CMOS process (Invited)

Utku Noyan¹, Sheung Lu¹, Jennifer Blain Christen², Pamela Abshire¹, Sahil Shah¹, ¹University of Maryland, College Park, ²Arizona State University

In this study, we introduce two distinct biosensors fabricated using the standard CMOS process: an Ion-Sensitive Field-Effect Transistors (ISFETs) and a Capacitive sensor array, both developed in a 0.5µm process. Expanding on its practical application, we employ integrated sensors to perform real-time monitoring of cell culture.

Session 8: Optoelectronics, Displays, and Imaging Systems (ODI) - Advanced Photonics for Image Sensors and High-Speed Communications

1:30 PM, Continental 7-9

Co-Chairs: Andreas Mai, IHP microelectronics and Douglas Paul, University of Glasgow

This session chairs 6 papers describing advanced photonics for image sensors applications and high-speed communications. The first three papers deal with device and integration concepts for different sub-diffraction color filters targeting imaging key performance indicators. The first paper by IMEC demonstrates color splitting to match the human eye color sensitivity space with a Vora value >95% using a novel sub-micrometer integration approach. The second paper by VisEra Technologies presents the use of nano-light pillars to improve the quantum efficiency and the signal-to-noise ratio (SNR) under low light conditions of color filters on CMOS imaging arrays. Next, Samsung demonstrates a metasurface nano-prism structure for wide field of view lenses to demonstrate 25% higher sensitivity and 1.2 dB increased SNR compared to conventional microlenses. The final three papers demonstrate devices and technologies for high speed communication systems. The 4th paper from the National University of Singapore presents the integration of ferroelectric material into a LiNbO3 on insulator photonic platform demonstrating non-volatile memory and high efficiency modulators with an efficiency of 66 pm/V. The 5th paper from IHP demonstrates the first germanium electro-optical modulator operating at 100 GHz in a SiGe BiCMOS photonics technology. The last paper from Intel (invited) demonstrates the first 256 Gbps WDM transceiver with eight 200 GHz-spaced wavelengths simultaneously modulated at 32 Gbps and a bit-error-rate less than 1e-12.

1:35 PM

8-1 Wafer-level-integrated vertical-waveguide sub-diffraction-limited color splitters

Shuo Kang¹, Meryem Benelajla^{2,3}, Rossa Mac Ciamain¹, Farhan Ali^{1,4}, Athina Papadopoulou^{1,4}, Oksana Shramkova¹, Liesbeth Witters¹, Joeri De Vos¹, Pawel E. Malinowski¹, Paul Heremans^{1,4}, Nicolas Le Thomas^{2,3}, Bruno Figeys¹, Robert Gehlhaar¹, Jan Genoe^{1,4}

¹imec, ²Ghent University, ³Center for Nano- and Biophotonics, ⁴KULeuven

We demonstrate a new technology for splitting colors with sub-micron resolution using standard backend processing. The color splitting is tunable via the geometry and can be designed to correspond to the color sensitivity of the human eye. The technology results in: higher signal-to-noise ratio, better color quality and enhanced resolution

2:00 PM

8-2 CMOS image sensor with nano light pillars for optical performance enhancement

Chun-Yuan Wang^{1,1}, Guang-Yu Huang¹, Chung-Hsuan Yu¹, Hao-Wei Liu¹, Yu-Shen Lu¹, Wei-Lung Tsai¹, An-Li Kuo¹, Shin-Hong Kuo¹, Han-Son Chen¹, Huang-Jen Chen¹, Po-Hsiang Wang¹, Ching-Chiang Wu¹, Ken Wu¹, Hung-Jen Tsai¹

¹VisEra Technology Co., Ltd

We have demonstrated a CMOS image sensor (CIS) with nano-light pillars (NLPs), which are metasurface-like structures, on a $0.8~\mu$ m-pixel sensor to enhance quantum efficiency. By employing a unique arrangement of NLPs, the light energy can be selectively directed to specific color pixels based on the design wavelength. The NLPs improve the quantum efficiency (QE) by 40% and 16% for blue and green, respectively, compared to micro-lens (ML) type of sensors. The luminance signal-to-noise ratio (SNR) improves by +1.16 dB under low-light conditions (20 lux) without compromising color fidelity.

8-3 Optical design of dispersive metasurface nano-prism structure for high sensitivity CMOS image sensor

Chulsoo Choi¹, Jonghoon Park¹, Yunki Lee¹, Bumsuk Kim¹, Junghoon Kim¹, Sunwook Kim¹, Junghyun Kim¹, Sookyoung Roh², Sungmo Ahn², Sangeun Mun², Beomsuk Lee³, Seungjoo Nah⁴, Howoo Park⁴, Hyunchul Kim³, Changrok Moon³, Seokho Yun², Jungchak Ahn¹, Joonseo Yim¹

¹SAMSUNG System LSI Division, ²Samsung Advanced Institute of Technology, ³Samsung Semiconductor R&D Center, ⁴Samsung Foundry Division

In this paper, a meta-photonic structure called nano-prism (NP) is designed and experimentally applied on 0.64µm pixel image sensor having 50Mp with 5mm 4mm size as a replacement of conventional µ-lens. In this paper, NP design and improved pixel characteristics in the oblique light condition are described. Also, NP pattern adjustable spectral response is verified. Furthermore, innovatively improved quantum efficiency (QE) improvement that resulted in 25% of sensitivity and 1.2dB of signal to noise ratio (SNR) improvement, and other important sensor characteristics such as auto-focus and resolution are also demonstrated in this paper.

3:15 PM

8-4 First Demonstration of HZO-LNOI Integrated Ferroelectric Electro-Optic Modulator and Memory to Enable Reconfigurable Photonic Systems

Zefeng Xu¹, Chun-Kuei Chen¹, Hong-Lin Lin¹, Yuan Gao¹, Wei Ke², Baochang Xu¹, Pavel Dmitriev¹, Carlan Arbiz³, Evgeny Zamburg¹, Steven Touzard¹, Xinlun Cai², James Lee³, Suresh Venkatesan³, Aaron Danner¹, Aaron Voon-Yew Thean¹

¹National University of Singapore, ²Sun Yat-sen University, ³POET Technologies

We have successfully demonstrated, for the first time, an innovative back-end-of-line compatible electro-optic modulator and memory (EOMM) based on Lithium Niobate on Insulator micro-ring resonator integrated with Ferroelectric Hafnium Zirconate non-volatile analog memory. We have also tested the integration of the EOMM with POET technologies' 400G Tx/Rx optical interposer chip.

3:40 PM

8-5 Photonic BiCMOS Technology with 80 GHz Ge Photo Detectors and 100 GHz Ge Electro-Absorption Modulators

Daniel Steckler¹, Stefan Lischke¹, Anna Peczek¹, Aleksandra Kroh¹, Lars Zimmermann^{1,2} ¹IHP-Leibniz Institut für innovative Mikroelektronik, ²Technische Universität Berlin

We demonstrate a Photonic BiCMOS technology featuring waveguide-coupled germanium electro-absorption modulators and photo detectors with respective 3-dB bandwidths of 100 GHz and 80 GHz, monolithically integrated with high-performance SiGe-heterojunction bipolar transistors and 0.25 µm CMOS.

4:05 PM

8-6 A silicon photonic 8&[lambda] x 32Gbps/&[lambda] WDM transceiver with integrated laser array and SOA for optical I/O (Invited)

Haisheng Rong¹, Duanni Huang¹, Zhe Xuan¹, Ranjeet Kumar¹, Cooper Levy¹, Guan-Lin Su¹, Chaoxuan Ma¹, Xinru Wu¹, Songtao Liu¹, Sharma Jahnavi¹, Jinyong Kim¹, Tolga Acikalin¹, Ganesh Balamurugan¹, James Jaussi¹ Intel

We demonstrate a 256Gbps WDM transceiver with eight 200GHz spaced wavelengths simultaneously modulated at 32Gbps and <1e-12 BER. The system includes a silicon photonic PIC with integrated lasers, ring modulators, SOAs, and a co-designed EIC.

Session 9: Power, Microwave/Mm-Wave and Analog Devices/Systems (PMA) - GaN Power Devices Integration

1:30 PM, Imperial A

Co-Chairs: Rongming Chu, Penn State and Hongping Zhao, The Ohio State University

This session includes 7 papers that describe the advancements in GaN power electronic devices and integration technology. The first paper, by Dr. Tim McDonald from Infineon, outlines the role that latest power semiconductor technologies and circuits play in achieving a sustainable energy future. The second paper demonstrates a novel GaN/SiC hybrid field-effect transistor that can harness the complementary merits of GaN and SiC. In the third paper, a bipolar p-FET device with enhanced conduction capability is presented. The fourth paper demonstrates larger gate swing and enhance threshold voltage stability of GaN HEMTs using a metal/insulator/p-GaN structure. The next two papers report monolithically integrated GaN half bridges, on sapphire and Si substrates, respectively. The last paper, from Intel, showcases industry's first CMOS "DrGaN" technology fabricated in a 300 mm GaN-on-Si process containing enhancement-mode GaN MOSHEMT with 3D monolithic integration of Si PMOS.

1:35 PM

9-1 Power Conversion Semiconductor and Circuit Trends and Challenges for a Sustainable Energy Future

Timothy Kevin McDonald¹, Timothy Kevin McDonald¹ Infineon Technologies

To meet total global energy requirements with zero or reduced carbon emissions will necessarily result in a dramatic increase in the use of high efficiency power conversion technology. This work will outline the role that latest power semiconductor technologies and circuits play in achieving such a sustainable energy future. Several relevant example applications will be considered based on devices and related circuit topologies. Barriers to the rate of adoption is briefly considered. Looking forward, future advances in device technology are discussed with up-to-date information.

2:00 PM

9-2 HyFET—A GaN/SiC Hybrid Field-Effect Transistor

Sirui Feng^{1,2}, Zheyang Zheng¹, Yuru Wang¹, Gang Lyu¹, Kai Liu³, Yan Cheng¹, Junting Chen^{1,4}, Tao Chen¹, Li Zhang¹, Wenjie Song¹, Hang Liao¹, Yat Hon Ng¹, Mengyuan Hua⁴, Kai Cheng³, Jin Wei⁵, Kevin J. Chen¹

¹The Hong Kong University of Science and Technology, ²Hong Kong University of Science and Technology, ³Enkris Semiconductor. Inc., ⁴Southern University of Science and Technology, ⁵School of Integrated Circuits, Peking University, Beijing, China

This work presents a GaN/SiC hybrid field-effect transistor (HyFET)—a novel power electron device that can harness the complementary merits of GaN and SiC and circumvent their notorious drawbacks. Our experimental demonstration unveils a new power device platform enabling the utmost integration of these two prevailing wide-bandgap semiconductors.

2:25 PM

9-3 Bipolar p-FET with Enhanced Conduction Capability on E-mode GaN-on-Si HEMT Platform Mengyuan Hua¹, Jinjin Tang¹, Zuoheng Jiang¹, Chengcai Wang¹, Junting Chen¹,¹, Haohao Chen¹, Yihan Zhang², Zheyang Zheng², Xinyu Wang¹, Jun Ma¹, Junlei Zhao¹, Jianxun Liu³, Qian Sun³¹Southern University of Science and Technology, ²The Hong Kong University of Science and Technology, ³Suzhou Institute of Nano-Tech and Nano-Bionics

A bipolar p-FET (BiPFET) structure is proposed to enhance the conduction capability of GaN-based p-channel transistors that is limited by the intrinsically low hole mobility. A n-/p-/n-GaN (NPN) bipolar stack is depolyed at the drain side of a conventional p-FET, amplifying the conduction current with electrons serving as the majority carriers, which possess much higher mobility than holes. By matching the NPN stack with p-FET, the drain current density increases by 17 times compared to the conventional p-FET, exceeding 100 mA/mm. Meanwhile, device control logic, high I_{ON}/I_{OFF} ratio and low gate leakage current of the p-FET are also well preserved.

9-4 Simultaneously Achieving Large Gate Swing and Enhanced Threshold Voltage Stability in Metal/Insulator/p-GaN Gate HEMT

Junjie Yang¹, Jin Wei¹, Maojun Wang¹, Teng Li¹, Jingjing Yu¹, Xuelin Yang², Jinyan Wang¹, Yilong Hao¹, Bo Shen²

¹School of Integrated Circuits, Peking University, Beijing, China, ²School of Physics, Peking University, Beijing, China

A metal/insulator/p-GaN gate HEMT (MIP-HEMT) with built-in p-GaN potential stabilizer (PPS) is demonstrated to simultaneously achieve a large gate swing and an enhanced V_{TH} stability. The MIP-gate structure enlarges the gate swing to 19.5 V. The PPS eliminates the floating p-GaN effects, resulting in a superior VTH stability.

3:40 PM

9-5 1200V E-mode GaN Monolithic Integration Platform on Sapphire with Ultra-thin Buffer Technology

Sheng Li¹, Yanfeng Ma¹, Weihao Lu¹, Mingfei Li¹, Lixi Wang¹, Zikang Zhang¹, Tinggang Zhu², Yiheng Li², Jiaxing Wei¹, Long Zhang¹, Siyang Liu¹, Weifeng Sun¹

¹Southeast University, ²CorEnergy Semiconductor Co., LTD

1200V E-mode GaN monolithic halfbridge integration platform on Sapphire with ultra-thin buffer is firstly proposed. The breakdown voltage of p-GaN HEMT reaches over 2000V (0.1µA/mm@175°C). The crosstalk and substrate-biasing effects of halfbridge are suppressed (even @175°C). The monolithic halfbridge circuit works under 800V-switching conditions at 175°C successfully.

4:05 PM

9-6 650-V GaN-on-Si Power Integration Platform Using Virtual-Body p-GaN Gate HEMT to Screen Substrate-Induced Crosstalk

Junjie Yang¹, Jin Wei¹, Maojun Wang¹, Muqin Nuo¹, Han Yang², Teng Li¹, Jingjing Yu¹, Xuelin Yang², Yilong Hao¹, Jinyan Wang¹, Bo Shen²

¹School of Integrated Circuits, Peking University, Beijing, China, ²School of Physics, Peking University, Beijing, China

A 650-V GaN power integration platform is demonstrated on a standard low-resistivity bulk Si substrate using virtualbody p-GaN Gate HEMTs (VB-HEMTs). The holes injected from the p-GaN gate accumulate and spread along the virtual body, providing an effective screening against substructure-induced crosstalk up to 400 V.

4:30 PM

9-7 DrGaN: an Integrated CMOS Driver-GaN Power Switch Technology on 300mm GaN-on-Si with E-mode GaN MOSHEMT and 3D Monolithic Si PMOS

Han Wui Then¹, Marko Radosavljevic¹, Samuel Bader¹, Ahmad Zubair¹, Heli Vora¹, Nityan Nair¹, Pratik Koirala¹, Michael Beumer¹, Paul Nordeen¹, Andrey Vyatskikh¹, Thomas Hoff¹, Jason Peck¹, Thoe Michaelos¹, Emmannuel Khora¹, Rob Jordan¹, Rambert Nahm¹, Curtis Hoffman¹, Noel Franco¹, Adedapo Oni¹, Samuel Beach¹, Divya Garg¹, Dimitri Frolov¹, Alvaro Latorre-rey¹, Alex Mitaenko¹, Jag Rangaswamy¹, Soumen Sarkar¹, Shahriar Ahmed¹, Vincent Rayappa¹, Hsiang Chiu¹, Alex Hubert¹, Sean Brophy¹, Nazmul Arefin¹, Nachiket Desai¹, Harish Krishnamurthy¹, Jingshu Yu¹, Krishnan Ravichandran¹, Paul Fischer¹
¹Intel Corporation

We demonstrate industry's first CMOS "DrGaN" fabricated in 300mm GaN-on-Silicon process combining GaN-MOSHEMT with 3D-monolithic Si-PMOS by layer-transfer. The 180nm DrGaN achieves R_{DSON} =0.8 mohmman and leakage<0.1mA. A gate-last process is demonstrated where high-temperature steps are completed before ALD-deposition of gate-dielectric for GaN-MOSHEMT. FOM=1/($R_{ON}Q_{GG}$)=0.59 (mohm-nC)⁻¹ is achieved for L_G 30nm GaN-MOSHEMT.

Session 10: Emerging Device and Compute Technology (EDT) - Low Dimensional Material Device Technology

Co-Chairs: Han Wang, University of Southern California and Jaehyun Park, Samsung

This session includes 6 papers that focus on low dimensional material-based device technology. The first four papers address key technology challenges in 2D material-based logic transistors. The first paper by TSMC presents the latest update on the status of 2D material integration modules and the device performance for advanced logic transistor applications. The second paper, by Purdue University, reports record performance WSe2 p-FET device fabricated through a hybrid charge transfer and molecular doping method. The third paper, through a collaboration between TU Wien and Intel, describes a reliability study of double-gated wafer-scale MoS2 transistors. The fourth paper, by Intel, reports TMD CMOS GAA architecture for logic applications. The last two papers of the session describe the progress in carbon nanotube-based logic transistor technology. The fifth paper, by TSMC, discussed low n-type contact resistance to carbon nanotube transistors via doping in the dielectric. The last paper, led by Stanford University, reports carbon nanotube transistors with high on-state current achieved through a self-alinged doping process.

1:35 PM

10-1 Status and Performance of Integration Modules Toward Scaled CMOS with Transition Metal Dichalcogenide Channel

Ang-Sheng Chou¹, Ching-Hao Hsu^{1,2}, Yu-Tung Lin^{1,2}, Goutham Arutchelvan¹, Edward Chen¹, Terry Y.T. Hung¹, Chen-Feng Hsu¹, Sui-An Chou¹, Tsung-En Lee¹, Oreste Madia³, Gerben Doornbos³, Yuan-Chun Su^{1,4}, Amin Azizi⁵, D. Mahaveer Sathaiya⁶, Jin Cai¹, Jer-Fu Wang¹, Yun-Yan Chung¹, Wen-Chia Wu^{1,7}, Katie Neilson⁵, Wei-Sheng Yun¹, Yu-Wei Hsu², Ming-Chun Hsu², Fa-Rong Hou², Yun-Yang Shen⁴, Chao-Hsin Chien⁷, Chung-Cheng Wu⁶, Jeff Wu⁶, H.-S. Philip Wong¹, Wen-Hao Chang⁴, Mark van Dal³, Chao-Ching Cheng¹, Chih-I Wu², Iuliana P. Radu¹

¹Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan, ²National Taiwan University, ³Pathfinding, Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan, ⁴Department of Electrophysics National Yang Ming Chiao Tung University, Hsinchu, Taiwan, ⁵Taiwan Semiconductor Manufacturing Company Limited, San Jose, CA, USA, ⁶TCAD, Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan, ⁷Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan

This work demonstrates comparable n-type and p-type high-performance on 2D transistors. Translation to 300 mm wafer processing is tested by die-by-die transfer of the 2D material. The 300 mm fabrication preserves relatively high mobility. And demonstrate scaling of nMOS contact-length to 12 nm and top gate-length to 10 nm.

2:00 PM

10-2 Wafer-scale CVD Monolayer WSe₂ p-FETs with Record-high 727 μ A/ μ m I_{ON} and 490 μ S/ μ m g_{max} via Hybrid Charge Transfer and Molecular Doping

Hao-Yu Lan¹, Rahul Tripathi¹, Xiangkai Liu¹, Joerg Appenzeller¹, Zhihong Chen¹ Birck Nanotechnology Center, Purdue University

This study introduces a novel hybrid p-doping strategy, integrating WOx charge transfer and NO molecular doping with wafer-scale CVD 1L-WSe2, enabling a record-high *I*ON of 727 μ A/ μ m and a record-high *g*m of 490 μ S/ μ m, while maintaining an excellent on-off current ratio of ~ 9 orders of magnitude.

2:25 PM

10-3 Reliability Assessment of Double-Gated Wafer-Scale MoS₂ Field Effect Transistors through Hysteresis and Bias Temperature Instability Analyses

Alexandros Provias¹, Theresia Knobloch¹, Ande Kitamura², Kevin P O'Brien², Chelsey Dorow², Dominic Waldhoer¹, Bernhard Stampfer¹, Ashish Penumatcha², Sudarat Lee², Rahul Ramamurthy², Scott Clendenning², Michael Waltl¹, Uygar Avci², Tibor Grasser¹

¹TU Wien, ²Components Research, Intel Corp

2D field-effect transistors (FETs) based on transition metal dichalcogenides (TMDs) are a potential replacement for silicon transistors at sub-12 nm channel lengths. We demonstrate initial reliability and performance for double-gated NMOS FETs based on MoS₂ as channel with a HfO₂ back gate and a Al₂O₃/HfO₂ top gate stack fabricated in an industry lab. We present a comprehensive analysis of hysteresis curves obtained at varying conditions as well as bias temperature instability measurements. Our analysis reveals excellent stability in terms of hysteresis and good BTI behavior relative to published 2D FETs, even though it is still higher than commercial Si/SiO₂/HfO₂ stacks.

3:15 PM

10-4 High Mobility TMD NMOS and PMOS Transistors and GAA Architecture for Ultimate CMOS Scaling

Ashish Penumatcha¹, Kevin P O'Brien¹, Kirby Maxey¹, Wouter Mortelmans¹, Rachel Steinhardt¹, Sourav Dutta², Chelsey Dorow¹, Carl Naylor¹, Ande Kitamura¹, Ting Zhong¹, Pratyush Buragohain³, Carl Rogan¹, Chia-Ching Lin³, Mahmut Kavrik¹, Jennifer Lux¹, Adedapo Oni⁴, Andrey Vyatskikh¹, Sudarat Lee¹, Nazmul Arefin⁵, Paul Fischer¹, Marko Radosavljevic³, Scott Clenndenning¹, Mathew Metz¹, Uygar Avci⁶
¹Components Research, Intel Corp, ²Components Research, Intel, ³Components Research, Intel Corporation, ⁴Technology Development, Intel Corp, ⁵Global Sourcing for Equipment and Materials, Intel Corp, ⁶Intel

We present high-mobility MOCVD PMOS WSe₂ with hole mobility of 50 cm²/Vs and ON-current of 247 μ A/ μ m. We also show CVD MoS₂ with electron mobility ~45 cm²/Vs, along with the first reported TMD PMOS Gate-All - Around transistor with SSlin~107mV/dec. TMD IDVG data is compared to silicon to identify improvements needed.

3:40 PM

10-5 Low N-Type Contact Resistance to Carbon Nanotubes in Highly Scaled Contacts through Dielectric Doping

Nathaniel S. Safron¹, Hsin-Yuan Chiu^{2,3}, Tzu-Ang Chao^{2,4}, Sheng-Kai Su², Matthias Passlack¹, Kuang-Hsiang Chiu⁵, Chien-Wei Chen⁶, Chi-Chung Kei⁶, Chen-Han Chou⁵, Tsung-En Lee², Jer-Fu Wang², Chih-Sheng Chang², San-Lin Liew², Vincent D.-H. Hou², Han Wang¹, Wen-Hao Chang⁷, H.-S. Philip Wong², Gregory Pitner¹, Chao-Hsin Chien⁵, Iuliana P. Radu²

¹Taiwan Semiconductor Manufacturing Company, San Jose, CA, USA, ²Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, ³Institute of Electronics, National Yang Ming Chiao Tung University, ⁴Department of Electrophysics, National Yang Ming Chiao Tung University, Flnstitute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan, ⁴Taiwan Instrument Research Institute, National Applied Research Laboratories, Hsinchu, Taiwan, ¹Department of Electrophysics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan

Carbon nanotube transistors with low n-type contact resistance (Rc) of 9.7 k Ω /CNT with short contact length (Lc) of 20nm is achieved by utilizing AIN solid-state n-doping. We systematically explore doping control, Rc trends scaling down to 20nm Lc, and symmetric Rc n- and p-FET towards the IRDS 2034 roadmap target.

4:05 PM

10-6 High-performance and low parasitic capacitance CNT MOSFET: 1.2 mA/ μ m at V_{DS} of 0.75 V by self-aligned doping in sub-20 nm spacer

Shengman Li¹, Tzu-Ang Chao², Carlo Gilardi¹, Nathaniel Safron³, Sheng-Kai Su², Gilad Zeevi¹, Andrew Denis Bechdolt¹, Matthias Passlack², Aaryan Oberoi³, Qing Lin¹, Zichen Zhang⁴, Kesong Wang⁴, Harshil Kashyap⁴, San-Lin Liew², Vincent D.-H. Hou², Prabhakar Bandaru⁴, Andrew Kummel⁴, Iuliana Radu², Gregory Pitner³, H.-S. Philip Wong^{1,2}, Subhasish Mitra¹

¹Stanford University, ²Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan, ³Taiwan Semiconductor Manufacturing Company Limited, San Jose, CA, USA, ⁴University of California, San Diego, CA, USA

For the first time we report degenerate and self-aligned doping in the sub-20nm spacer region on a high-density CNT channel to achieve high-performance CNT p-MOSFET with I_D = 1.2 mA/ μ m at V_{DS} = -0.75 V, CGP = 160 nm, and L_G = 50 nm.

Tuesday, Dec. 12

Session 11: Memory Technology (MT) - Ferroelectric-based Memory Technology

9:00 AM, Grand Ballroom A

Co-Chairs: Yu-Ming Lin, TSMC and Wenke Weinreich, FhG IPMS

This session includes 7 papers covering recent developments for various ferroelectric-based memory technologies. The first two papers address key issues of 1T FeFET to improve endurance and retention characteristics by 2D channel material and noble metal electrodes, respectively. The next three papers cover fundamental studies on ferroelectric capacitor for cross-point array applications. Key challenges like disturb and endurance are addressed by various technology and operation strategies. Also, frequency-dependent characterization techniques are used to understand fundamental interfacial properties in ferroelectric materials. The session is finalized by one paper presenting FTJ device integrated with OTS selector achieving high retention and another one on integrated 1T1C 3D FeRAM in Mb array with high reliability.

9:05 AM

11-1 High-Endurance MoS₂ FeFET with Operating Voltage Less Than 1V for eNVM in Scaled CMOS Technologies

Tsung-En Lee¹, Hung-Li Chiang¹, Chih-Yu Chang¹, Yuan-Chun Su^{1,2}, Shu-Jui Chang¹, Jui-Jen Wu¹, Bo-Jiun Lin³, Jer-Fu Wang¹, Shu-Chih Haw⁴, Shang-Jui Chiu⁴, He-Liang Ching⁴, Yan-Gu Lin⁴, Wei-Sheng Yun¹, Chen-Feng Hsu¹, Hengyuan Lee⁵, Tung-Ying Lee⁵, Matthias Passlack⁶, Chao-Ching Cheng¹, Chih-Sheng Chang⁶, H.-S. Philip Wong¹, Wen-Hao Chang², Meng-Fan Marvin Chang⁷, Yu-Ming Lin⁵, Iuliana Radu¹
¹Taiwan Semiconductor Manufacturing Company Limited, Hsinchu, Taiwan, ²Department of Electrophysics National Yang Ming Chiao Tung University, Hsinchu, Taiwan, ³Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, ⁴National Synchrotron Radiation Research Center, ⁵Taiwan Semiconductor Manufacturing Company, ⁶Taiwan Semiconductor Manufacturing Company, Limited, ⁷tsmc

For the first time, we demonstrate a TMD FeFET with ultra-high endurance and retention time exceeding 10 years. The devices are fabricated through HZO on AIO_x/MoS_2 with T < 250°C. By using a 2.5nm HZO layer and a 1L-MoS₂, a record-low VWRITE < 1V is reported.

9:30 AM

11-2 First Demonstration of Annealing-Free Top Gate La:HZO-IGZO FeFET with Record Memory Window and Endurance,

Min Zeng^{1,2}, Qianlan Hu¹, Qijun Li², Honggang Liu², Shiwei Yan², Chengru Gu², Wenjie Zhao², Ru Huang¹, Yanging Wu¹

¹Peking University, ²Huazhong University of Science and Technology

In this work, we demonstrate annealing-free La:HZO capacitors with record $2P_r$ of 30 μ C/cm² and also La:HZO-IGZO based top-gate FeFET with record memory window (MW) of 3.3 V, record-high endurance of 10^{10} while maintaining large MW of 1.9 V and 10^8 with MW of 3.1 V for the first time.

9:55 AM

11-3 First Demonstration of Hafnia-based Selector-Free FeRAM with High Disturb Immunity through Design Technology Co-Optimization

Fu Zhiyuan¹, Shengjie Cao¹, Hao Zheng¹, Jin Luo¹, Qianqian Huang^{1,2,3}, Ru Huang^{1,2,3}
¹Peking University, ²Beijing Advanced Innovation Center for Integrated Circuits, ³Beijing Superstring Academy of Memory Technology

In this work, a high-disturb-immunity FE-HZO capacitor is demonstrated based on comprehensive investigation based on newly proposed pulse-disturb analysis method. Further 3D-stackable 1-kbit cross-point array for

selector-free FeRAM based on the optimized FE-HZO devices is experimentally demonstrated with read/write, showing significantly disturb-immunity through DTCO and pulse-recovery pulsing protocol.

10:20 AM

11-4 Pulse-Based Capacitive Memory Window with High Non-Destructive Read Endurance in Fully BEOL Compatible Ferroelectric Capacitors

Shankha Mukherjee^{1,2}, Jasper Bizindavyi¹, Yuan-Chun Luo³, Sergiu Clima¹, James Read³, Mihaela I Popovici¹, Yang Xiang¹, Nina Bazzazian¹, Attilio Belmonte¹, Romain Delhougne¹, Gouri Sankar Kar¹, Francky Catthoor^{1,2}, Valeri V Afanas'ev^{1,2}, Shimeng Yu³, Jan Van Houdt^{1,2}

¹IMEC, ²KU Leuven, ³Georgia Institute of Technology

We report on the pulse-based non-destructive read of a record high capacitive memory window in a BEOL compatible HZO-based ferroelectric capacitor. Contrary to conventional reading schemes, we show that the non-destructive read operation enables a full decoupling between the read- and write-endurance and we demonstrate a read-endurance beyond 1e11 cycles.

11:10 AM

11-5 AC Impedance Characteristics of Ferroelectric Hf_{0.5}Zr_{0.5}O₂: from 1 kHz to 10 GHz

Taekyong Kim¹, Elham Rafie Borujeny^{1,2}, Ignacio Sardinero-Meirás³, Jesús Grajal³, Kenneth Cadien², Dimitri Antoniadis¹, Jesús del Alamo¹

¹Massachusetts Institute of Technology, ²University of Alberta, ³Universidad Politécnica de Madrid

We conducted extensive AC impedance characterization of W/FE-HZO/W structures from 1 kHz to 10 GHz. We have found that butterfly-shaped C-V persists up to the highest frequencies but its frequency dependence is extinguished around 1 GHz. We also find that AC conductance(σ ac) increases with frequency. The frequency dispersion of capacitance is consistent with electron trapping at border traps near the W/HZO interface. The butterfly-shaped C-V in GHz range is postulated to arise from electron depletion and accumulation at the W/HZO interface. The frequency dependence of σ ac is consistent with the universal dielectric response theory through the correlated barrier hoping model.

11:35 AM

11-6 Superior retention (>1 year, 85°C) and memory window (~1.8 V) using ultra-thin HZO FTJ with OTS selector for X-point memory applications

Laeyong Jung¹, Jangseop Lee¹, Seungyeol Oh¹, Hyunsang Hwang¹ POSTECH

We present excellent nonvolatile memory characteristics using ultra-thin $H_f_x Z_{f_{1-x}} O_2$ (HZO) ferroelectric tunneling junction (FTJ) device and SiTeAsGe (STAG) ovonic threshold switching (OTS) selector. To increase on-current of FTJ, thickness-scaling is required. To avoid leakage-current of unselected device, we adopted OTS selector. By matching the off-state current of both FTJ and OTS devices by controlling film thickness and area, we can maximize the threshold voltage (V_{th}) window up to 1.8V and achieve retention over 1year at 85°C. Moreover, excellent reliability characteristics (>10⁸ endurance) and fast switching speed (<10ns) were confirmed. These comprehensive findings highlight the strong potential for X-point memory application.

12:00 PM

11-7 A highly reliable 1.8 V 1 Mb Hf_{0.5}Zr_{0.5}O₂-based 1T1C FeRAM Array with 3-D Capacitors Jun Okuno¹, Takafumi Kunihiro¹, Tsubasa Yonai¹, Ryo Ono¹, Yusuke Shuto¹, Ruben Alcala², Maximilian Lederer³, Konrad Seidel³, Thomas Mikolajick^{2,4}, Uwe Schroeder², Masanori Tsukamoto¹, Taku Umebayashi¹ Sony Semiconductor Solutions Corporation ²NaMLab a GmbH ³Fraunhofer IPMS - Center Nanoelectronics

¹Sony Semiconductor Solutions Corporation, ²NaMLab gGmbH, ³Fraunhofer IPMS - Center Nanoelectronics Technologies, ⁴TU Dresden

This study proposes a novel 1 Mb one-transistor one-capacitor ferroelectric random access memory array based on ferroelectric $H_{0.5}Zr_{0.5}O_2$ with 3D cylindrical capacitors. We obtain a perfect functionality with a

sufficient memory window at a small projected cylinder area at an operating voltage of 1.8 V with high reliability.

Session 12: Neuromorphic Computing (NC) - Bayesian networks and physical unclonable functions 9:00 AM, Continental 1-3

Co-Chairs: Daniele Ielmini, Politecnico Milano and Po-Hao Tseng, Macronix

This session presents novel computing techniques leveraging the stochastic switching and fluctuations of memory devices to enable Bayesian networks and physical unclonable functions. The first paper 'Hardware Demonstration of Feedforward Stochastic Neural Networks with Fast MTJ-based p-bits' by N. Singh et al. presents a Bayesian feedforward network based on a stochastic magnetic tunnel junction (sMTJ). The second paper 'Memcapacitor Crossbar Array with Charge Trapping Layer for Physical Unclonable Function in NAND Flash Architecture' by M. S. Song et al. introduces a new physical unclonable function (PUF) based on the stochastic native states of a memcapacitive flash memory for security applications. The invited paper 'Bayesian In-Memory Computing with Resistive Memories' by C. Turck et al. provides an overview of recently proposed Bayesian approaches using resistive memories to evaluate decision uncertainty in safety critical applications. The fourth paper 'First Demonstration of a Bayesian Machine based on Unified Memory and Random Source Achieved by 16-layer Stacking 3D Fe-Diode with High Noise Density and High Area Efficiency' by T. Gong et al., demonstrates a 16-layer stacking 3D ferroelectric diode array for noise-driven Bayesian computing machine. Finally, the fifth paper 'Bayesian Neural Network Implemented by Dynamically Programmable Noise in Vanadium Oxide' by S. Oh et al., presents a novel approach toward Bayesian neural networks using the programmable noise in VO2-based devices.

9:05 AM

12-1 Hardware Demonstration of Feedforward Stochastic Neural Networks with Fast MTJ-based pbits

Nihal Sanjay Singh¹, Shaila Niazi¹, Shuvro Chowdhury¹, Kemal Selcuk¹, Haruna Kaneko^{2,3}, Keito Kobayashi^{2,3}, Shun Kanai^{2,3}, Hideo Ohno², Shunsuke Fukami^{2,3}, Kerem Camsari¹

¹Department of Electrical and Computer Engineering, University of California Santa Barbara, Santa Barbara, CA, USA, ²Research Institute of Electrical Communication, Tohoku University, Sendai, Japan, ³Graduate School of Engineering, Tohoku University, Sendai, Japan

We experimentally demonstrated probabilistic inference in feedforward stochastic neural networks by parallelized and carefully ordered updates in a hybrid MTJ+FPGA computer. We also demonstrated the fastest p-bits (1 microseconds) in hardware using in-plane MTJs. Scaled up versions of our computer hold significant potential for energy-efficient inference for deep learning models.

9:30 AM

12-2 Memcapacitor Crossbar Array with Charge Trapping Layer for Physical Unclonable Function in NAND Flash Architecture

Min Suk Song¹, Suhyeon Ahn¹, Hwiho Hwang¹, Hyungjin Kim¹ Inha University

We propose memcapacitor crossbar array consisting of MOS capacitors with trapping layer for physical unclonable function in NAND flash architecture. Charging-based vector-matrix multiplication is demonstrated, and PUF operations are verified using erase-state variations. Also, we investigate the utilization of memcapacitor array within 3D NAND flash architecture in two operation modes.

9:55 AM

12-3 Bayesian In-Memory Computing with Resistive Memories (Invited)

Damien Querlioz¹, Clément Turck¹, Djohan Bonnet², Kamel-Eddine Harabi¹, Thomas Dalgaty³, Théo Ballet¹, Tifenn Hirtzlin², Adrien Pontlevy¹, Adrien Renaudineau¹, Eduardo Esmanhotto², Pierre Bessière⁴, Jacques Droulez⁵, Raphaël Laurent⁵, Marc Bocquet⁶, Jean-Michel Portal⁶, Elisa Vianello²

¹Univ. Paris-Saclay, CNRS, ²CEA-Leti, ³CEA-List, ⁴Sorbonne Univ., CNRS, ⁵Hawai.tech, ⁶Aix-Marseille Univ., CNRS

This paper explores approaches using resistive memory for Bayesian near-memory and in-memory computing, leveraging their inherent randomness: Bayesian Machines for efficient near-memory computing, Bayesian Neural Networks exploiting randomness of synapses, and Bayesian Learning utilizing Metropolis-Hastings MCMC technique, achieving competitive accuracy with conventional software methods and with evaluation of decision uncertainty.

10:20 AM

12-4 First Demonstration of a Bayesian Machine based on Unified Memory and Random Source Achieved by 16-layer Stacking 3D Fe-Diode with High Noise Density and High Area Efficiency Tiancheng Gong¹, Qiqiao Wu^{2,3}, Yuanquan Huang¹, Haijun Jiang³, Jianguo Yang^{1,3}, Qing Luo¹, Steve Chung⁴,

Ming Liu^{1,2}
¹Institute of Microelectronics of Chinese Academy of Sciences, ²Fudan University, ³Zhangjiang Lab, ⁴National Yang Ming Chiao Tung University

In this work, a Bayesian machine based on unified memory and random source using 16-layer stacking 3D Fediode is experimentally demonstrated for the first time.

10:45 AM

12-5 Bayesian Neural Network Implemented by Dynamically Programmable Noise in Vanadium Oxide Sangheon Oh¹, T. Patrick Xiao², Christopher Bennett², Alex J. Weiss¹, Sean R. Bishop², Patrick Sean Finnegan², Elliot James Fuller¹, Sapan Agarwal², A. Alec Talin³

¹Sandia National Labs, Livermore, CA, USA, ²Sandia National Labs, Albuquerque, NM, USA, ³Sandia National Labs

For the first time, the dynamically programmable noise on a vanadium oxide (VO2) device is extensively studied and exploited for implementing a Bayesian neural network (BNN). We demonstrate programming of noise in a VO2 device with either resistance programming or temperature control. The VO2 device achieved a 6.4 dynamic ratio on noise. We show that this ratio is sufficient to achieve ideal numerical levels of uncertainty quantification on CIFAR-100, achieving an expected calibration error of 3.7% (ECE measures the consistency between the network's accuracy and uncertainty)

Session 13: Advanced Logic Technology (ALT) - Interconnect and Sequential 3D Stacking 9:00 AM, Continental 4

Co-Chairs: Robert Clark, TEL and Kazuyuki Tomida, Rapidus

This session includes six papers that describe recent advances in the area of interconnect and 3D stacking. The first paper by TSMC describes intercalated graphene as a conductor candidate for future interconnects. The next paper from imec demonstrates a two-metal level Ru semi-damascene interconnect with high aspect ratio at metal pitches from 18-26 nm. The third paper from AMAT describes a low resistance middle of line using PVD W liner, CVD W gapfill and W CMP. The fourth paper is given by UCLA CHIPS. The authors show fine-pitch Cu-Cu die-to-wafer bonding as a highly effective method for integrating GaN-on-Si as well as the dielet-side PDN as a low-cost and straightforward architecture for power delivery. The fifth paper by KAIST describes interlayer thickness dependence of electrical and heat dissipation characteristics in 3D sequential CFETs with Ge p-FETs on Si n-FETs. The last presentation from imec shows the challenges and solutions of Cu/SiCN Wafer-to-Wafer hybrid bonding scaling down to 400nm pitch.

9:05 AM

13-1 Intercalated Graphene as Next Generation Back-end-of-Line Conductors

Shin-Yi Yang¹, Shu-Wei Li¹, Yu-Chen Chan¹, Chuang-Han Hsu², Kun-Yen Liao¹, Chien-Hsin Ho¹, Cian-Yu Chen¹, Hsin-Ping Chen¹, Ming-Han Lee¹, Blanka Magyari-Kope², Walker Yun³, TL Lee³, Iuliana Radu³, J.Z. Huang⁴, Chih-I Wu⁴, Winston Shue¹, Min Cao¹

¹Interconnect Pathfinding Division, Taiwan Semiconductor Manufacturing Company Limited, ²TCAD, Taiwan

Semiconductor Manufacturing Company Limited, ³Corporate Research, Taiwan Semiconductor Manufacturing Company Limited, ⁴National Taiwan University

We propose a symbiotic graphene intercalation and edge-contact architecture for interconnect application. Results show: 1) film resistivity lower than Cu below 150 Å; 2) four-orders reduction on specific contact resistivity. A simulation workflow is proposed which points out n-type metals as potentially candidates to further improve intercalated graphene's electrical properties.

9:30 AM

13-2 Two-metal-level semi-damascene interconnect at metal pitch 18 nm and aspect-ratio 6 routed using fully self-aligned via

Anshul Gupta¹, Giulio Marti¹, Gilles Delie¹, Souvik Kundu¹, Stefan Decoster¹, Olalla Varela Pedreira¹, Bart Kenens¹, Anita Farokhnejad¹, Yannick Hermans¹, Bart de Wachter¹, Anton Gavrilov¹, Alicja Lesniewska¹, Yusuke Oniki¹, Antone Pacco¹, Gayle Murdoch¹, Seongho Park¹, Zsolt Tokei¹

High-aspect-ratio(HAR~6-8) Ru lines(M2), at CD7-10nm,metal-pitch18-26 nm, in two-metal-level semi-damascene-configuration with fully-self-aligned-via (FSAV) reported for first time. At CD~10 nm, AR6 Ru measured is 75% lower than Cu R simulated at AR2. R~33Ω is FSAV of CD bottom of 8.5x12.3 nm². Ru line interfaces is good, indicated by thermal shock with delta-R~0 post 1000 h of thermal cycling between -50°C-125°C.

9:55 AM

13-3 Tungsten Interconnect Resistance Reduction Enabling Energy Efficient and High Performance Applications for 2nm Node and Beyond

Gaurav Thareja¹, Ashish Pal¹, Quan Ma¹, Chi Ching¹, Sahil Patel¹, Xingyao Gao¹, Sefa Dag¹, Zhimin Qi¹, Aixi Zhang¹, Shiyu Yue¹, Wei Lei¹, Yi Xu¹, Yu Lei¹, Hao Jiang¹, Shi You¹, Wenkai Zheng¹, Raymond Hung¹, Gregory Costrini¹, Qing Zhu¹, Randy Tran¹, Rohit Gupta¹, Vinod Reddy¹, Pratik B. Vyas¹, Sajjad Hassan¹, Man Ping Cai¹, Gang Shen¹, Zhebo Chen¹, Wenting Hou¹, Jianxin Lei¹, Rongjun Wang¹, Walters Shen¹, Sameer Deshpande¹, Sidney Huey¹, Jianshe Tang¹, Mehul Naik¹, Sree Kesapragada¹, Buvna Ayyagari¹, El Mehdi Bazizi¹, Xianmin Tang¹

¹Applied Materials

We present a Tungsten integration scheme for advanced technology nodes using integrated pre-clean, PVD W liner deposition, CVD W gapfill, and CMP process. Electrical results (resistance, reliability) combined with Materials-to-Systems Co-Optimization (MSCO) simulations confirm significant power-performance-area (PPA) improvements, thereby enabling energy efficient, high-performance applications for 2nm technology node and beyond.

10:45 AM

13-4 Heterogeneous Power Delivery for Large Chiplet-based Systems using Integrated GaN/Si-Interconnect Fabric with sub-10 µm Bond Pitch

Haoxiang Ren¹, Krutikesh Sahoo¹, Ziyi Guo¹, Rishi Pugazhendhi¹, Zachary Wong¹, Tianyu Xiang¹, Timothy S. Fisher¹, Subramanian S. Iyer¹

¹UCLA CHIPS

We present a wafer-level heterogeneous integration approach connecting GaN-on-Si switches to wafer-scale systems using a segmented highly-granular PDN with a sub-10µm Cu-Cu bond pitch. Additionally, we demonstrate a novel dielet-side PDN that eliminates the need for TSVs and wafer thinning. This work enables large-scale Al/ML systems beyond classical interposer technology.

11:10 AM

13-5 Role of Inter-Layer Dielectric on the Electrical and Heat Dissipation Characteristics in the Heterogeneous 3D Sequential CFETs with Ge p-FETs on Si n-FETs

Seong Kwang Kim¹, Hyeong-Rak Lim¹, Seong Kwang Kim¹, Joonsup Shim¹, Woojin Baek¹, Seongho Kim¹, Youngkeun Park¹, Jaejoong Jeong¹, Jinha Lim¹, Joon Pyo Kim¹, Jaeyong Jeong¹, Bong Ho Kim¹, Dae-Myong Geum², Byung Jin Cho¹, Sanghyeon Kim¹

¹School of Electrical Engineering, KAIST, Daejeon, ²School of Electronics Engineering, Chungbuk National University

In this work, we first investigated the electrical and heat dissipation characteristics during the operation of top devices in a 3D sequential CFETs with Ge channel as top devices. These results strongly indicate that ILD thickness is a crucial design parameter for determining device performance within its inherent 3D structure.

11:35 AM

13-6 The Challenges and Solutions of Cu/SiCN Wafer-to-Wafer Hybrid Bonding Scaling Down to 400nm Pitch

Soon Aik Chew¹, Boyao Zhang¹, Joke De Messemaeker¹, Emmanuel Chery¹, Kris Vanstreels¹, Liesbeth Witters¹, Joeri De Vos¹, Sven Dewilde¹, Serena Iacovo¹, Michele Stucchi¹, Koen Van Sever¹, Gerald Beyer¹, Andy Miller¹, Eric Beyne¹

¹imec

This paper, we review the current state of W2W bonding technology and discuss recent breakthroughs that have enabled significant scaling. The results show successful control of Cu/SiCN surface topography, precise alignment accuracy, and favorable electrical performance. We analyze the relationship between bonding overlay and contact resistance, yield performance, and reliability.

Session 14: Emerging Device and Compute Technology (EDT) - Emerging devices for Al/Quantum technologies - Part I

9:00 AM. Continental 5

Co-Chairs: Amir Sammak, TNO and Qiming Shao, HKUST

Explosive growth in data intensive applications demands computing schemes that allow large amount of data processing with high bandwidth. Artificial intelligence (AI) and quantum technologies are two potential solutions to address these computing requirements. Emerging devices with their unique properties can be enablers for energy-efficient AI and quantum technologies. Computing-in-memory (CiM) is a promising technique for accelerating the data-intensive artificial intelligence (AI) applications. First paper, reports fabricated and measured 2-layer vertically stacked channel-all-around (CAA)-IGZO 4F2 2T0C cells; and proposes on an ultradense and robust 3D eDRAM CiM accelerator with the local-computing scheme. With massive edge devices deployed in the physical world, processing high-resolution images has been a high demanding guest for AI to understand the environment. Second paper demonstrates a monolithically integrated IGZO/CNT hybrid-polarity 2T0C DRAM cell for edge Al applications. Micro-fabricated surface electrode ion traps are a leading platform for achieving the blueprint of quantum information processing. Third paper presents the design, fabrication, and test of ring surface trap on 12-inch wafers with a CMOS process. Frequency multiplication is a nonlinear process that generates high harmonics from base frequency, which has many applications in RF devices and emerging quantum systems. Fourth paper demonstrates the nonlinear spin-wave interaction-induced high harmonic wave that can achieve coherent quantum control of a qubit. Integration of 2D material in silicon microchips is indispensable for emerging computation. Fifth (invited) paper focuses on microchips with prepatterned CMOS circuits on which the 2D material is deposited at the back-end-of-line (BEOL).

9:05 AM

14-1 30 Mb/mm²/layer 3D eDRAM Computing-in-Memory with Embedded BEOL Peripherals and Local Layer-wise Calibration based on First-Demonstrated Vertically-Stacked CAA-IGZO 4F² 2T0C Cell Wenjun Tang¹, Chuanke Chen², Jialong Liu¹, Chunyu Zhang², Chen Gu², Huazhong Yang¹, Ling Li², Xueqing Li¹, Di Geng²

¹Tsinghua University, ²Institute of Microelectronics of the Chinese Academy of Sciences This paper, for the first time, reports fabricated and measured 2-layer vertically-stacked channel-all-around (CAA)-IGZO 4F² 2T0C cells. Based on this area-efficient cell structure, an ultra-dense and robust 3D eDRAM computing-in-memory (CiM) accelerator with the local-computing scheme, consisting of stacked BEOL memory arrays, BEOL multiplexing peripherals, and FEOL local layer-wise calibration, is proposed. The measurement and evaluation results show that the proposed 3D eDRAM CiM achieves ultra-high memory and computing density up to 30 Mb/mm²/layer and 50 TOPS/mm².

9:30 AM

14-2 Counteractive Coupling IGZO/CNT Hybrid 2T0C DRAM Accelerating RRAM-based Computing-In-Memory via Monolithic 3D Integration for Edge AI

Mingcheng Shi¹, Yanbo Su¹, Jianshi Tang¹, Yijun Li¹, Yiwei Du¹, Ran An¹, Jiaming Li¹, Yuankun Li¹, Jian Yao², Ruofei Hu¹, Yuan He¹, Yue Xi¹, Qingwen Li², Song Qiu², Qingtian Zhang¹, Liyang Pan¹, Bin Gao¹, He Qian¹, Huaqiang Wu¹

¹Tsinghua University, ²Chinese Academy of Sciences

We demonstrate a novel BEOL IGZO/CNT hybrid-polarity 2T0C DRAM cell integrated on our analog RRAM-based M3D platform. Besides incorporating ultra-low-leakage IGZO for write transistor and high-current carbon nanotubes CNTs for read, this hybrid-polarity 2T0C design also enhances the effective sensing window and addresses the charge injection issue through counteractive coupling.

9:55 AM

14-3 CMOS-Fabricated Ring Surface Ion Trap with TSV Integration

Peng Zhao^{1,2,3}, Yu Dian Lim², Hongyu Li³, Jean-Pierre Likforman⁴, Luca Guidoni⁴, Lilay Gros Desormeaux⁴, Chuan Seng Tan²

¹Interuniversity Microelectronics Centre (IMEC), ²Nanyang Technological University, ³Institute of Microelectronics, ⁴Université Paris Cité

We present the design, fabrication, and test of ring surface trap on 12-inch wafers with a CMOS process. The design is based on Through Silicon Vias (TSV) interconnects. Up to 200 ions were loaded and cooled; preliminary compensations of electrostatic potential imperfections show that rotational symmetry can be partially restored.

10:45 AM

14-5 On-chip zero-field spin wave frequency multiplier and its application on qubit quantum control Jiacheng Liu¹, Jiahao Wu¹, Zheyu Ren¹, Sen Yang¹, Qiming Shao¹

¹The Hong Kong University of Science and Technology

We demonstrate a 5th harmonic spin-wave frequency multiplier at zero field on a low-damping CoFeB on-chip waveguide. The multiplication process is understood through micromagnetic simulations and detected via the nitrogen-vacancy center. For the first time, we show that the generated high-harmonic wave can drive coherent quantum control of a qubit.

11:10 AM

14-6 Back-end-of-line integration of 2D materials on silicon microchips (Invited)

mario lanza¹, Sebastian Pazos¹, Kaichen Zhu¹, Yue Yuan¹, Yaqing Shen¹, Osamah Alharbi¹, wenwen zheng¹, xixiang zhang¹, Husam Niman Alshareef¹

¹King Abdullah University of Science and Technology (KAUST)

In this invited article, we discuss the integration of 2D materials in silicon microchips. We analyze the type of materials and their properties, the main synthesis and manipulation methods, the type of circuits fabricated, the electronic performance achieved, as well as the future challenges and solutions.

Session 15: Focus Session 2: MT - Logic, Memory, Package and System Technologies for Future Generative AI

9:00 AM, Continental 6

Co-Chairs: Suock Chung, SK Hynix and Nanbo Gong, IBM

This focus session extensively covers "the system requirements, technical barriers and solutions including memory technology" for AI computing. The first paper (by Synopsys) explored the emerging trends in generative AI and the role of transformer based neural networks at their core. It shows CNN-optimized hardware accelerators do not effectively scale for transformers. The second paper (by IBM) reported architectural, wafer-scale testing, chip-demo, and hardware-aware training efforts towards Analog Non-Volatile Memory-based accelerators, which offer high-throughput and energy-efficient Multiply-Accumulate operations for the large Fully Connected layers that dominate Transformer-based Large Language Models. The 3rd paper (by Samsung) predicted the direction of change in the structure and function of the memory system in the era of AI computation based on large language models. It comprehensively summarizes the Logic Cores & Memory Convergence (Core Units Position Near or in Memory Computing, PNM-PIM-CIM) method for increasing B/W and minimizing power growth in data movement. The 4th paper (by AMD) emphasized the technical challenges for energy-efficient generative AI and proposed the Near Memory Processor. The 5th paper (by Intel) reported the need for new challenges (2.5D/3D, M3D) in terms of system integration as well as device scaling, in order to improve speed and power or energy efficiency for large computations in the future. The 6th paper (by SK Hynix) reported the importances of HBM and PiM for Al computing. Especially TSV, MR MUF, hybrid bonding, new PKG materials and structural technologies are proposed. The 7th paper (by Micron) introduced 32Gb-NVM memory chip (2 stack FeRAM, 4F2-Poly Si Vertical Gate Tr, PUC architecture) technology, which is a world-largest density RAM with reasonable reliability and performance on CXL interface.

9:05 AM

15-1 Generative AI on a Budget: Processing Transformer-based Neural Networks at the Edge (Invited) Yankin Tanurhan¹, Pierre Paulin¹, Tom Michiels¹ Synopsys, Inc.

This paper explores emerging trends in generative AI and the role of transformer-based neural networks at their core. We show how they diverge from conventional CNNs and that CNN-optimized hardware accelerators do not effectively scale for transformers. We introduce the NPX6 NPU and demonstrate its efficient handling of transformer-based models.

9:30 AM

15-2 Design of Analog-Al Hardware Accelerators for Transformer-based Language Models (Invited)

Geoffrey W. Burr¹, Hsinyu Tsai¹, William Simon², Irem Boybat², Stefano Ambrogio¹, Chung-En Ho¹, Ze-Wei Liou¹, Malte Rasch³, Julian Buechel², Pritish Narayanan¹, Tarl Gordon⁴, Shubham Jain³, Theodore M. Levin⁴, Kohji Hosokawa⁵, Manuel Le Gallo², Hunter Smith¹, Masatoshi Ishii⁵, Yasuteru Kohda⁵, An Chen¹, Charles Mackin¹, Andrea Fasoli¹, Kaoutar El Maghraoui³, Ramachandran Muralidhar³, Atsuya Okazaki⁵, Ching-Tzu Chen³, Martin M. Frank³, Corey Lammie², Athanasios Vasilopoulos², Alexander M. Friz¹, Jose Luquin¹, Sean Teehan⁴, Ishtiag Ahsan⁴, Abu Sebastian², Vijay Narayanan³

¹IBM Research--Almaden, ²IBM Research--Zurich, ³IBM Research–T. J. Watson Research Center, ⁴IBM Albany NanoTech, ⁵IBM Tokyo Research Laboratory

Analog Non-Volatile Memory-based accelerators offer high-throughput and energy-efficient Multiply-Accumulate operations for the large Fully-Connected layers that dominate Transformer-based Large Language Models. We describe architectural, wafer-scale testing, chip-demo, and hardware-aware training efforts towards such accelerators, and quantify the unique raw-throughput and latency benefits of Fully- (rather than Partially-) Weight-Stationary systems.

9:55 AM

15-3 The Era of Generative Artificial Intelligence: In-Memory Computing Perspective (Invited) Kyomin Sohn¹, Shin-haeng Kang¹, Sukhan Lee¹ ¹Samsung Electronics

With the emergence of large language models, in-memory computing is gaining attention to solve memory bottlenecks and enhance energy efficiency. This paper provides an explanation of the key concepts of in-

memory computing and presents the performance of processing-in-memory technology when applied to the representative large language models, GPT.

10:45 AM

15-4 Innovations For Energy Efficient Generative AI (Invited)

Samuel Naffziger¹

¹AMD

The explosion in the capabilities of generative AI are much discussed, as is the unprecedented amount of compute and energy required train and serve these models. This paper will discuss the innovations required to meet the compute needs of AI while staying within environmental and economic limits of energy consumption.

11:10 AM

15-5 Beyond Exascale: A paradigm shift for AI and HPC (Invited)

Wilfred Gomes¹

¹Intel

The need for High-Performance Computing (HPC) and Artificial Intelligence (AI) has given rise to new class of Exaflop computers to solve fundamental problems. The development of PVC introduced the GPU, Advanced 3D packaging, Large Caches, Thermals and Power Delivery to build an Exaflop System. We build upon these innovations and introduce the CPU+GPU architecture leveraging next Generation Process and Advanced Packaging, 3D monolithic Compute + memory, Photonics, Wafer/Panel Scale integration with Glass to get beyond Exascale.

11:35 AM

15-6 Advanced Packaging Technologies in Memory Applications for Future Generative Al Era (Invited)

KI-ILL MOON¹, Ho-Young Son¹, Kangwook Lee¹

¹SK Hynix

It is expected that memory usage will exponentially increase according to the explosive interest in generative Al and its expanded application. Along with this industrial trend, the demand for memory products with high bandwidth, high capacity, and better power efficiency is increasing. In this paper, we would like to introduce key packaging technology of a high bandwidth memory (HBM) and its future challenges which SK Hynix has led its technology as world 1st and world best performance.

12:00 PM

15-7 NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding Al Workloads (Invited)

Nirmal Ramaswamy¹, Alessandro Calderoni¹, John Zahurak¹, Giorgio Servalli¹, Ashnoita Chavan¹, Sameer Chhajed¹, Murali Balakrishnan¹, Mark Fischer¹, Matthew J Hollander¹, Devanarayanan Perinthatta Ettisserry¹, Albert Liao¹, Kamal Karda¹, Matthew Jerry¹, Marcello Mariani¹, Angelo Visconti¹, Beth R Cook¹, Bryce D Cook¹, Duane Mills¹, Alessandro Torsi¹, Chandra Mouli¹, Erik Byers¹, Mark Helm¹, Steve Pawlowski¹, Shigeru Shiratake¹, Naga Chandrasekaran¹

¹Micron

NVDRAM is the world's first dual-layer, high-performance, high-density (32Gb) and non-volatile ferroelectric memory technology. NVDRAM uses ultra-scaled ferroelectric capacitor as memory cell and a dual gated, stackable, polycrystalline silicon transistor access device. To achieve high memory density, two memory layers utilizing a 4F² architecture with 48nm pitch are fabricated above CMOS circuitry. Full package yield is demonstrated from -40°C to 95°C along with 10yr reliability (endurance and retention). NVDRAM utilizes the LPDDR5 command protocol and system compatibility is successfully demonstrated using a commercial development platform. NVDRAM achieves a bit density of 0.45Gb/mm², higher than Micron's industry-leading 1b planar DRAM technology.

Session 16: Modeling and Simulation (MS) - First Principles Transport Modeling for Logic, Memory, and Optical Devices

9:00 AM, Continental 7-9

Co-Chairs: Roza Kotlyar, Intel Corporation and Tzer-Min Shen, TSMC

This session focuses on advanced modeling techniques applied to transport in devices ranging from Si logic, novel ferroelectric memory to optical diodes. The first paper by Phil-Hun Ahn and Sung-Min Hong from Gwangju Institute of Science and Technology, Korea, introduces a novel geometry scattering approach to describe transport in Silicon scaled devices that have nonuniform cros-sections. The second paper by Zirui Wang et al. from School of Integrated Circuits, Peking University, China, provides ab-initio insights into the mechanism of hot carrier degradation versus wafer orientation for NMOS and PMOS. The third paper by H. Lee and M. Shin from Korea Advanced Institute of Science and Technology, South Korea, combines quantum transport techniques with phase field description to capture effects of polar topological states on device characteristics of ferroelectric based STO-PTO-STO capacitors and transistors. The fourth paper by J. Cao from Integrated Systems Laboratory, ETH Zurich, Switzerland, applies ab-initio quantum transport to study optical properties of InAs photo-diodes. The session concludes with the invited paper by S. Pellegrini et al. from STMicroelectronics, United Kingdom, which reviews first-principles-based simulation for design and trade-offs for Single-Photon Avalanche Diodes (SPADs).

9:05 AM

16-1 Geometric scattering describing mode-coupling effects in non-uniform cross-sections for non-equilibrium Green's function and multi subband Boltzmann transport equation solvers

Phil-Hun Ahn¹, Sung-Min Hong¹

¹Gwangju Institute of Science and Technology

The non-uniformity of device cross-sections is modeled as a geometric scattering in advanced microscopic transport solvers. With the proposed geometric scattering, the carrier density including the mode-coupling effects can be accurately calculated in the NEGF simulation. The proposed approach allows the MSBTE simulation for MOSFETs with non-uniform cross-sections.

9:30 AM

16-2 New Insights into the Interface Trap Generation during Hot Carrier Degradation: Impacts of Fullband Electronic Resonance, (100) vs (110), and nMOS vs pMOS

Zirui Wang¹, Haoran Lu¹, Zixuan Sun¹, Cong Shen¹, Baokang Peng¹, Wen-Feng Li², Yongkang Xue³, Da Wang³, Zhigang Ji³, Lining Zhang⁴, Xiangwei Jiang⁵, Yue-Yang Liu², Runsheng Wang^{1,1}, Ru Huang¹

¹Peking University, ²Institute of Semiconductors, Chinese Academy of Sciences, ³Shanghai Jiao Tong University, ⁴Peking University, Shenzhen, ⁵National Natural Science Foundation of China

The physics of interface trap generation are revealed, by using full-band distribution of H atom electronic resonance states in Si-H bond at Si/SiO2 interface. The idea is verified by TDDFT calculations. The hot carrier degradation can be well modeled to cover a broad range of technologies and stress conditions, due to the multiple peaks found in the full-band resonance states, and a TCAD simulation flow is proposed. The model is experimentally validated, from classic region (130nm Planar) to advanced region (16/14nm FinFET) and extendable to GAA, covering both (100) & (110) and n & p channels with various Vgs/Vds bias conditions.

9:55 AM

16-3 Three-Dimensional Phase-Field based Quantum Transport Simulations of Polar Topological States

Hyeongu Lee¹, Mincheol Shin¹

¹Korea Advanced Institute of Science and Technology (KAIST)

We present a 3D phase field-based quantum transport simulation framework for a polar topological state in thin film capacitor and FEFETs. Our findings include: (i) manipulation of polar topological states using electrical

pulses and (ii) control of topological number through pulse width variations for the functionality of potentiation and depression.

10:20 AM

16-4 Ab initio quantum transport simulations of InAs avalanche photo-diodes within the GW approximation

Jiang Cao¹, Alexandros Nikolaos Ziogas¹, Leonard Deuschle¹, Qian Ding¹, Nicolas Vetsch¹, Anders Winka¹, Vincent Maillou¹, Alexander Maeder¹, Mathieu Luisier¹
¹ETH Zurich

A self-consistent quantum transport simulation framework incorporating electron-electron and electron-photon interactions from first-principles is presented. It relies on density functional theory, NEGF formalism, and the *GW* approximation to account for many-body effects. We demonstrate that this approach can deliver accurate bandgaps and captures impact-ionization, light absorption, and photon-induced avalanche physics.

10:45 AM

16-5 Simulation in action: the application of modelling to SPAD architecture design (Invited)

Sara Pellegrini¹, Isobel Nicholson¹, Remi Helleboid¹, Bastien Mamdy¹, Giulio Forcolin¹, Mohammed Al-Rawhani¹, Christel Buj¹, Guillaume Marchand¹, Dominique Golanski¹, Gabriel Mugny¹, Raul Andres Bianchi¹, Bruce Rae¹, Denis Rideau¹

¹STMicroelectronics

We review the many considerations required to design a SPAD from first principles and illustrate the complex flow of simulations and tradeoffs required to create a pixel that's performance reaches the level required by the application on all figures of merit.

Session 17: Sensors, Mems, and Bioelectronics (SMB) - MEMS for Communication & Sensing 9:00 AM, Imperial A

Co-Chairs: Marc Faucher, CNRS-IEMN and Philip Feng, University of Florida

This session is focused on RF MEMS technologies and includes five papers that highlight some of the latest advances at the frontiers of RF MEMS and acoustic resonators, filters, oscillators, sensors and biosensors encompassing representative technical progress in design, advanced micro/nanofabrication, integration, characterization, and emerging applications in communication, timing, and sensing. The first paper is from Institute of Microelectronics, A*STAR (Singapore), presenting a 15GHz filter using AlScN (Aluminum Scandium Nitride), BAW (bulk acoustic wave) resonator and filter technology for acoustic filters for emerging high frequency communication in the mm-wave spectrum. The second paper is from National Tsing Hua University, Taiwan, reporting a MEMS-based quartz oscillator, using a selective 3rd overtone oscillation and demonstrating low acceleration sensitivity (G-sensitivity) and a reduced footprint, for 5G wireless communications. The third paper is from National Tsing Hua University, Taiwan and demonstrates a MEMS oscillator with low close-in phase noise and low power which is important for wireless communications, especially mobile applications. The fourth paper is from University of Florida, Gainesville, describing MoS2 nanoelectromechanical systems (NEMS). The demonstrated devices are vibrating channel transistors with graphene enhanced contacts, where the unconventional electrical and mechanical properties enable to self-detect 32 MHz electromechanical resonances and also their own thermomechanical motion. The fifth paper is from CNRS-LAAS and Georgia Tech University, that proposes different porous silicon membranes technologies to achieve on-chip microfluidic functions, like protein concentration. The key aspect lies in strategies to achieve lateral architectures on SOI, potentially paving the way for a porous silicon-based technology to handle all aspects of analytical biology, from sample preparation to biosensing.

9:05 AM

17-1 Thin Sc_{0.2}Al_{0.8}N Film Based 15GHz Wideband Filter: Towards mmWave Acoustic Filters

Xinghua Wang¹, Chen Liu¹, Ying Zhang¹, Wenjia Yang¹, You Qian¹, Peng Liu¹, Zhan Jiang Quek¹, Yan Hong¹, Eugene Yi Zhun Woo¹, Huamao Lin¹, Qingxin Zhang¹, Peter Hyun Kee Chang¹, Yao Zhu¹

¹Institute of Microelectronics, A*STAR

In this work, 200 mm wafer-level 15 GHz bulk acoustic wave (BAW) resonators and filters have been demonstrated based on 90nm thin $Sc_{0.2}Al_{0.8}N$ film. The fabricated filters have demonstrated a fractional bandwidth of ~ 10%. The results indicate the possibility of ScAIN-based BAW technology going beyond 10 GHz towards mmWave frequency.

9:30 AM

17-2 A Selective Overtone MEMS-based Quartz Oscillator with Low Acceleration Sensitivity Chin-Yu Chang¹, Po-Cheng Hsieh¹, Chun-Wei Yao¹, Chien-Cheng Yang², Sheng-Shian Li¹ National Tsing Hua University, ²Taitien Electronics Company Ltd.

This study investigates a MEMS-based quartz oscillator simultaneously with selective 3rd-overtone oscillation and low acceleration sensitivity. We implement (i) aspect-ratio design through acoustic wave engineering to mitigate the fundamental thickness shear mode while accentuating its 3rd-overtone and (ii) folded structure to alleviate inertia induced stress, thus realizing low acceleration sensitivity.

9:55 AM

17-3 A Low Phase Noise Piezoelectric MEMS Oscillator with Low Power Consumption

Pang-Che Lo¹, Wei Lin¹, Sheng-Shian Li¹ National Tsing Hua University

This work demonstrates piezoelectric MEMS oscillator in 17.55 MHz. A record low phase noise of piezoelectric MEMS oscillator is measured, -136 dBc/Hz at 1 kHz offset with 154 μ W power consumption in air. -137 dBc/Hz at 1 kHz offset with 148 μ W power consumption in vacuum.

10:20 AM

17-4 High-Performance Monolayer and Bilayer MoS₂ Vibrating Channel Transistors for Ultrasensitive Drain-Source Current Readout of Resonant Motion

S M Enamul Hoque Yousuf¹, Philip X.-L. Feng¹ ¹University of Florida

We demonstrate high-performance monolayer (1L) and bilayer (2L) MoS₂ vibrating channel transistors (VCTs), and for the first time, directly read out the nm-scale motion of the MoS₂ VCTs by probing the small-signal drain-source current (i_{DS}). 1L-MoS₂ VCT exhibits on-current $I_{on} = 0.1 \mu A/\mu m$ at small $V_{DS} = 0.1 V$, on-off ratio $I_{on}/I_{Off} > 10^5$, and transconductance $g_m = 13 nS/\mu V$. 2L-MoS₂ VCTs demonstrate $I_{on} = 0.2 \mu A/\mu m$ at $V_{DS} = 0.1 V$, $I_{on}/I_{Off} > 10^5$, and $g_m = 38 nS/\mu V$. We have achieved very high electron mobility ($\mu_E \sim 492 \text{ cm}^2/(V \cdot s)$) in the 2L-MoS₂ VCT. We resolve channel current down to 6pA by directly measuring I_{DS} of radio-frequency VCTs.

10:45 AM

17-5 On-chip sample preparation and biosensing: Can porous silicon membranes do it all? ((nvited) Thierry Leichle¹, Yingning He², Douglas Silva de Vasconcellos², Eric Imbernon², David Bourrier² Georgia Tech-CNRS, ²LAAS-CNRS

We present a strategy for the monolithic integration of multiple porous silicon membranes with tunable properties in planar microfluidics, thus paving the way towards the use of porous silicon to achieve all the functions involved in the bioanalytical process, from sample preparation to biosensing, on a single chip.

Session 18: Reliability Of Systems and Devices (RSD) - Advances in Ferroelectric Devices 9:00 AM, Imperial B

Co-Chairs: Michael Waltl, TU Wien and Brecht Truijen, IMEC

This session includes five papers that describe recent advances in ferroelectric devices. The first paper provides evidence that ferroelectric fatigue and recovery in doped-HfO2 capacitors are dominated by the redistribution of oxygen vacancies. The session continues with two papers discussing recovery strategies for FeFETs. The first of these two demonstrates a significant improvement in endurance cycles by optimized recovery pulses, together with a nearly zero loss in memory window per recovery period. The following paper shows that IL scavenging reduces operating voltage and improves endurance/retention characteristics. The fourth paper proposes a novel PUF based on a 10×10 FeFET array, delivering high security, reliability, and reconfigurability. The session concludes by looking at temperature dependence in ferroelectric devices. Paper five demonstrates how existing Fe-TFT crossbar arrays can sense temperature and detect run-time thermal fluctuations, enabling the Fe-TFT array to adjust bias conditions and operate reliably over various temperatures self-adaptively.

9:05 AM

18-1 Physical Origin of Recovable Ferroelectric Fatigue and Recovery for Doped-HfO₂: Toward Endurance Immunity

Jiajia Chen¹, Haoji Qian¹, Hongrui Zhang¹, Rongzong Shen¹, Gaobo Lin¹, Jiani Gu¹, Chengji Jin¹, Miaomiao Zhang¹, Huan Liu¹, Yan Liu², Xiao Yu¹, Genquan Han^{1,2}

¹Research Center for Intelligent Chips and Devices, Zhejiang Lab, ²School of Microelectronics, Xidian University

We have experimentally and theoretically demonstrated that the recovery of remnant polarization (Pr) degradation for ferroelectricity in doped-HfO₂ under high electric fields is not dominated by charge detrapping effects, but rather the redistribution of oxygen vacancies (V_o). The Pr degradation under low electric field is mainly due to the non-uniform distribution caused by migration in the in-plane direction. The two-dimensional distribution of V_o characterized by EELS, first principles calculation, and phase-field model calculation results strongly support the proposed mechanism. Moreover, with increased cycles of fatigue-recovery, the device approaches an infinitely stable state, which seems to be a much more meaningful discovery.

9:30 AM

18-2 Robust Recovery Scheme for MFIS-FeFETs at Optimal Timing with Prolonged Endurance: Fast-Unipolar Pulsing (100 ns), Nearly Zero Memory Window Loss (0.02 %), and Self-Tracking Circuit Design Cheng-Hung Wu¹, Jay Liu¹, Xun-Ting Zheng¹, Yi-Ming Tseng¹, Masaharu Kobayashi², Vita Pi-Ho Hu¹, Chun-Jung Su³

¹National Taiwan University, ²The University of Tokyo, ³National Yang Ming Chiao Tung University

A robust recovery scheme for MFIS-FeFET is demonstrated. A 100-ns fast-unipolar pulsing treatment at optimized timing prolongs endurance cycles by a factor of 10², featuring a MW loss of 0.02% per recovery and ultra-low recovery-induced time loss ratio of 5×10⁻⁵%. A self-tracking circuit is designed to automatically trigger the recovery.

9:55 AM

18-3 IL Scavenging and Recovery Strategies to Improve the Performance and Reliability of HZO-Based FeFETs

Bong Ho Kim¹, Seong Kwang Kim¹, Song-Hyeon Kuk¹, Yoon-Je Suh¹, Jaeyong Jeong¹, Joon Pyo Kim¹, Dae-Myeong Geum², Sanghyeon Kim¹

¹KAIST, ²Chungbuk National University

We investigated the effects of interfacial layer scavenging and $HfZrO_x$ (HZO) scaling on the performance and reliability of HZO-based ferroelectric field-effect transistors (FeFETs). IL scavenging effectively reduced operating voltage and improved endurance/retention characteristics. The sub-loop operation and recovery strategies are proposed to extend the endurance characteristics of FeFETs. The results provide insights into the degradation/recovery mechanisms of gate stacks in FeFETs and highlight the importance of recovery speed and controlled IL.

10:45 AM

18-4 A Novel FeFET Array-Based PUF: Co-optimization of Entropy Source and CRP Generation for Enhanced Robustness in IoT Security

Hanyong Shao¹, Yuejia Zhou¹, Weiqin Huang¹, Chang Su¹, Zhiyuan Fu¹, Wenpu Luo¹, Kechao Tang¹, Ru Huang¹ Peking University

In this work, we propose a novel strong PUF based on a 10×10 FeFET array, delivering high security, reliability, and reconfigurability. For the first time, the entropy source and CRP generation of PUF are co-optimized for robustness. As a result, our approach reduces the accuracy of ML attacks by 20% compared to RRAM PUF, while keeping the raw bit error rate (BER) down to 1.7% at 100°C. Due to the high endurance of FeFETs, the capacity of reconfigurability reaches 1×10⁸.

11:10 AM

18-5 Defying Temperature: Reliable Compute-in-Memory in Monolithic 3D using BEOL Ferroelectric TFT

Swetaki Chatterjee^{1,2}, Shubham Kumar^{1,2}, Athira Sunil³, Sourav De³, David Lehninger³, Michael Jank⁴, Thomas Kämpfe³, Yogesh Singh Chauhan¹, Hussam Amrouch^{5,61}Indian Institute of Technology Kanpur, ²University of Stuttgart, ³Fraunhofer IPMS, ⁴Fraunhofer IISB, ⁵MIRMI, Technical University of Munich, ⁶Chair of Al Processor Design, Technical University of Munich

This work presented a novel method to overcome the temperature-induced accuracy degradation caused in monolithic 3D chips that use Fe-TFTs. It uses a novel temperature sensing and bias-optimization schemes with minimal overhead costs. Further, we presented temperature measurements from fabricated Fe-TFTs, comprehensive thermal modeling and DNN accuracy investigations.

Career Lunch

12:20 PM, Grand Ballroom B

In this IEDM Career Luncheon, the IEDM Executive Committee invites student conference attendees, aspiring professionals, and the IEDM community at-large to join invited eminent speakers in a casual, buffet lunch setting to discuss topics related to their careers and their experience in the semiconductor and system community. We encourage the audience to attend this luncheon and engage with the distinguished speakers as they seek answers to their career development questions and the overall evolution of the semiconductor ecosystem.

Career Luncheon

Tuesday, December 10, 12:25 - 2:10 PM

Grand Ballroom B

Moderator: Jennifer Zhao, President and CEO of ams OSRAM USA Inc.

Speakers: Isabelle Ferain, VP of Technology Development of Globalfoundries

Ilesanmi Adesida, Provost and Acting President at Nazarbayev University in Kazakhstan

In this IEDM Career Luncheon, the IEDM Executive Committee invites student conference attendees, aspiring professionals, and the IEDM community at-large to join eminent speakers in a casual, buffet lunch setting to discuss topics related to their careers and their experience in academia and semiconductor industry. Our distinguished speakers this year, Dr. Isabelle Ferain VP of Technology Development of Globalfoundries and Prof. Ilesanmi Adesida, Provost and Acting President at Nazarbayev University in Kazakhstan, will share their perspectives on the future of semiconductor technology. The luncheon will be moderated by Jennifer Zhao, President and CEO of ams OSRAM USA Inc. We encourage the audience to attend this luncheon and engage with the distinguished speakers as they seek answers to their career development questions and the overall evolution of the semiconductor ecosystem.

2023 IEEE Cledo Brunetti Award

To: John Robertson - "For theoretical contributions to the integration of high-k oxides on semiconductors".

2023 IEEE Frederik Philips Award

To: Omkaram (Om) Nalamasu - "For leadership in research and development of semiconductor materials, processes, and equipment".

2023 IEEE Kiyo Tomiyasu Award

To: Tim Böscke - "For contributions to the discovery of ferroelectricity in hafnium-based oxides".

Session 19: Focus Session 3: ALT - Focus Session - 3D Stacking for Next-Generation Logic & Memory by Wafer Bonding and Related Technologies

2:15 PM, Grand Ballroom A

Co-Chairs: You-Seok Suh, Qualcomm and Bich-Yen Nguyen, SOITEC

3D stacking of integrated circuits is required to meet the demands of ever-growing computing and AI workloads while realizing a PPAC benefit (performance, power, area and cost). The first three papers present 3D integration, exploring innovation in material/process/tool and design with extensive implementation of DTCO and STCO. The bottleneck of the back-end of the line interconnects is also addressed with the backside contact for the power distribution network, backside contact, and thermal dissipation. The last three papers cover low-temperature wafer bonding and low-temperature device integration, which are key processes for Complementary FET or 3D-IC stacking.

2:20 PM

19-1 Process Innovations for Future Technology Nodes with Back-Side Power Delivery and 3D Device Stacking (Invited)

Mauro Javier Kobrinsky¹, Joseph D Silva¹, Ehren Mannebach¹, Shaun Mills¹, Makram Abd El Qader¹, Olajuyigbe Adebayo¹, Nischal Radhakrishna¹, Madeleine Beasley¹, Seda Cekli¹, Jasmeet Chawla¹, Sunny Chugh¹, Evan Clinton¹, Anindya Dasgupta¹, Umang Desai¹, Eleonora De Re¹, Gilbert Dewey¹, Trenton Edwards¹, Valur Gudmundsson¹, Clifford Engel¹, Rohit Galatage¹, Jeffrey Hicks¹, Brian Krist¹, Rishabh Mehandru¹, Inanc Meric¹, Patrick Morrow¹, Debaleena Nandi¹, Pratik Patel¹, Marko Radosavljevic¹, Rahul Ramamurthy¹, Dipanjan Samanta¹, Leah Shoer¹, Anthony St Amour¹, Li Huey Tan¹, Sukru Yemenicioglu¹, Xinning Wang¹, Tahir Ghani¹ Intel

Process Innovations for Future Technology Nodes with Back-Side Power Delivery and 3D Device Stacking

2:45 PM

19-2 Backside Power Delivery: Game Changer and Key Enabler of Advanced Logic Scaling and New STCO Opportunities (Invited)

Anabela Veloso¹, Bjorn Vermeersch¹, Rongmei Chen¹, Philippe Matagne¹, Marie Garcia Bardon¹, Geert Eneman¹, Kateryna Serbulova¹, Odysseas Zografos¹, Shih-Hung Chen¹, Giuliano Sisto¹, Anne Jourdain¹, Hiroaki Arimura¹, Barry OSullivan¹, An De Keersgieter¹, Geert Hellings¹, Eric Beyne¹, Naoto Horiguchi¹, Julien Ryckaert¹ Imec

BSPDN is an innovative and game changer approach for on-chip power delivery, key for supporting scaling roadmaps. With no detrimental N/PMOS impact from BS processing demonstrated, this concept can also allow new device engineering opportunities and expand towards a more optimum use of both wafer sides for enhanced system performance.

19-3 Thermal dissipation in stacked devices (Invited)

Wei-Yen Woon¹, Sam Vaziri¹, Che-Chi Shih¹, Isha Datye¹, Mohamadali Malakoutian², James Hsu¹, Ku-Feng Yang¹, Jhih-Rong Huang¹, Tzer-Min Shen¹, Srabanti Chowdhury², Xinyu Bao¹, Sandy Szuya Liao¹ ¹Taiwan Semiconductor Manufacturing Company, ²Stanford University

In this paper, we present thermal dissipation challenges in three dimensional (3D) stacked devices and discuss strategies to tackle these issues through innovations in materials, integrations, and designs. Back-end-of-line (BEOL) compatible aluminum nitride (AIN) and diamond are evaluated and found to be promising dielectric materials to improve thermal dissipation in 3D stacked devices. Insertion of phonon dispersion matched bridging layers is proposed to solve the thermal boundary resistance issue. We also propose a manufacturing compatible in-line metrology for monitoring the thermal conductivity (κ) and heat dissipation characteristics.

4:00 PM

19-4 Ultimate Layer Stacking Technology for High Density Sequential 3D Integration (Invited) Ionut Radu¹, Bich-Yen Nguyen¹, Cheng-Hung Chang¹, Cesar Roda Neve¹, Gweltaz Gaudin¹, Guillaume Besnard¹, Anne Vandooren², Virginie Loup³, Perrine Batude³, Naoto Horiguchi² ¹Soitec, Bernin, France, ²imec, Leuven, Belgium, ³CEA-Leti, Université Grenoble Alpes, F-38000 Grenoble, France

Wafer-level stacking technology providing a ultra-thin and single-crystalline silicon film onto a device wafer is reported in this paper. Combining with low temperature device processing, the sequential manufacturing of 3D devices is demonstrated. In this paper we report the first-time demonstration of Smart Cut layer stacking below 350°C.

4:25 PM

19-5 CMOS Directly Bonded to Array (CBA) Technology for Future 3D Flash Memory (Invited) Masayoshi Tagami¹

¹Kioxia Corporation

In this work, CMOS directly bonded to array (CBA) technology is applied to 3D flash memory. As a result, CMOS and cell performance can be improved, and further 2D and 3D scaling can be achieved. CBA technology is essential to realize PPAC goals for future 3D flash memory.

4:50 PM

19-6 Wafer Bonding as Next Generation Scaling Booster (Invited)

Paul Lindner¹, Tobias Wernicke¹, Thomas Uhrmann¹, Markus Wimplinger¹ ¹EVG

Latest technology trends, focus products and related requirements in the semi-conductor industry are being reviewed and latest direct bonding approaches and their features are introduced. Latest developments, improvements, relevant data as well as roadmap looking to the next years is being presented.

Session 20: Optoelectronics, Displays, and Imaging Systems (ODI) - Emerging Photodetectors 2:15 PM, Continental 1-3

Co-Chairs: Jamie Phillips, University of Delaware and Rainer Minixhofer, AMS OSRAM

This session includes 5 papers that describe recent developments in the area of emerging photodetectors spanning from MIR to the DUV spectral range and from group IV and III-V sensors to organic detectors. The first paper by KAIST presents a fully CMOS compatible Ge on Insulator platform for detection of wavelengths beyond 4 µm. The second paper by KIST presents a new record low jitter SPAD device integrated into a CIS process technology covering a spectral range of visible up to NIR. The third paper by KAIST shows a wavelength tunable detection device combining optical gratings and phase-change materials reaching wavelengths up to 1700 nm. The next paper by the University of Science and Technology of China reports a dual function tunable emitter and NIR photodetector combination based on III-V GaN/AIGaN nanowires on

silicon. The last (invited) paper gives an overview on the next generation of sustainable organic photodetectors and emitters.

2:20 PM

20-1 Fully CMOS-Compatible Room-Temperature Waveguide-Integrated Bolometer Based on Germanium-on-Insulator Platform at Mid-Infrared Operating Beyond 4 μm

Joonsup Shim¹, Jinha Lim¹, Inki Kim¹, Seong Kwang Kim¹, Seung-Yeop Ahn¹, Juhyuk Park¹, Jaeyong Jeong¹, Bong Ho Kim¹, Seunghyeon Lee², Jihwan An³, Dae-Myeong Geum⁴, Sanghyeon Kim¹

¹School of Electrical Engineering, Korea Advanced Institute of Science & Technology (KAIST), Daejeon, ²Department of Manufacturing Systems and Design Engineering, Seoul National University of Science and Technology, Seoul, ³Department of Mechanical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, ⁴School of Electronics Engineering, Chungbuk National University, Cheongju

We present the first demonstration of a fully CMOS-compatible, room-temperature waveguide-integrated bolometer operating beyond 4 μ m. It utilizes heavily doped Ge for heat generation and H₂ plasma-treated TiO₂ film for thermal-to-electrical conversion. It achieves high performance with -1.911 %/K TCR and -22.25 %/mW sensitivity, opening new possibilities for ultra-wide mid-infrared applications.

2:45 PM

20-2 Back-Illuminated SPAD in 40 nm CIS Technology Achieving 56 ps Timing Jitter With 15 V Breakdown Voltage for Short/Mid-Range LiDAR Applications

Eunsung Park^{1,2}, Doyoon Eom¹, Joo-Hyun Kim¹, Hyuk An³, Suhyun Yi³, Kyung-Do Kim³, Jongchae Kim³, Hoon-Sang Oh³, Woo-Young Choi², Myung-Jae Lee¹

¹Korea Institute of Science and Technology (KIST), ²Yonsei University, ³SK hynix Inc.

We present back-illuminated single-photon avalanche diodes based on stacked 40 nm CIS technology. With doping engineering, it achieves dark count rate of 15 cps/µm2, timing jitter of 97 ps, and excellent photon detection probability of 60% at 905 nm and 44% at 940 nm with the 2.5 V excess bias.

3:10 PM

20-3 Wavelength-tunable grating-resonance InGaAs narrowband photodetector with infrared optical PCM, antimony triselenide (Sb₂Se₃)

Junho Jang¹, Il-Suk Kang², Yeon-Wha Oh², Sanghee Jung², Huijae Cho², Sanghyeon Kim^{1,1} School of electrical engineering, KAIST, ²National Nanofab Center (NNFC)

We successfully fabricated a wavelength-tunable grating-resonance narrowband photodetector (PD) array by wafer bonding of the InGaAs PD layer onto the Si grating and depositing of the wavelength-tuning PCM (Sb₂Se₃) layer on the pixels. Through measurements, we demonstrated excellent wavelength selectivity, high narrowband detection performance, and distinct peak shifts.

3:35 PM

20-4 Highly Responsive Broadband (250~1000 nm) DUV-NIR Photodetector and Tunable Emitter Enabled by III-V Nanowire on Silicon for Integrated Photonics

Huabin Yu¹, Rui Wang¹, Shudan Xiao¹, Lan Fu², Haiding Sun¹

¹University of Science and Technology of China, ²The Australian National University

We proposed a bias-controlled, dual-functional broadband diode enabled by constructing the GaN nanowire-on-Si platform. This device showcases the capability of bias-controlled switchable operation modes, including extreme-broadband photodetectors, narrowband photodetectors, and light-emitting diodes. Various applications including multicolor imaging, filterless color discrimination, and DUV/NIR visualization systems have been explored.

4:00 PM

20-5 Advances in Organic Photodetectors (Invited)

Lionel Hirsch¹, Chloé Dindault², Marcin Kielar³, Gilles H Roche², Sylvain Chambon¹, Martial LEYNEY¹, Guillaume Wantz⁴

¹CNRS/Univ. Bordeaux, ²Univ. Bordeaux, ³University of Queensland, ⁴Bordeaux INP

In this presentation, we thoroughly discuss organic semiconductors and their role in printing technologies to manufacture the next-generation of sustainable optoelectronic devices. Focusing on organic photodetectors (OPDs), we study multidimensional factors affecting the device impact on the environment. Low-temperature processing and solution-processed printing technologies strongly reduce the environmental footprint of OPDs as compared to inorganic photodetectors. That being said, there is still room to further improve their sustainability by using polymers with simplified synthesis steps and non-halogenated solvents, as well as by using novel methodologies of light detection requiring simple instrumentation.

Session 21: Memory Technology (MT) - RRAM and OTS selected crossbar arrays

2:15 PM. Continental 4

Co-Chairs: Swati Saha, Infineon and Andrea Redaelli, ST Microelectronics

This session has 7 papers on recent advances from RRAM and OTS selected crossbar arrays. The 1st RRAM paper from Tsinghua University implements a new algorithm scheme "COPS" to improve the program efficiency. The 2nd paper from Peking University shows promising results for RRAM using STI less dynamic gate technique with very high memory density and good device performance. The final RRAM paper from TSMC shows promising results on 12nm FFC scaled from 28nm RRAM with insights on write algorithm to compensate process variations in 12nm FFC technology. The second part of this session is related to the ovonic threshold switching selector and related crossbar arrays. The 4th paper is, in fact, an invited paper authored by Micron and it describes the realization of the 3DXpoint, by coupling the OTS selector with the PCM. Scaling opportunities using OTS-only as a memory element is also discussed (SXM). The 5th paper by TSMC is focused on the usage of the OTS selector with STT-MRAM: a comprehensive study is presented paving the way for 1S1R application in embedded memory arrays. The last two papers of the session concern the usage of OTS as self-selecting memory: the 6th paper (POSTECH) is mainly focused on material optimization to maximize device performances while the 7th paper (by Samsung) focuses on the realization of a 64 Gb 16nm dense array showing promising performance for a future exploitation of this technology.

2:20 PM

21-1 COPS: An Efficient and Reliability-Enhanced Programming Scheme for Analog RRAM and On-Chip Implementation of Denoising Diffusion Probabilistic Model

Zhixing Jiang¹, Yue Xi¹, Jianshi Tang¹, Yuyao Lu¹, Ruihua Yu¹, Ruofei Hu¹, Qi Hu¹, Bin Gao¹, He Qian¹, Huaqiang Wu¹

¹Tsinghua University

This work develops an efficient and reliability-enhanced programming scheme for analog RRAM, named **C**onductance and **O**peration dependent **P**rogramming **S**cheme (COPS). The advantage of COPS was verified on different RRAM materials stacks by large array-level tests and also on-chip implementations of three representative AI tasks.

2:45 PM

21-2 A Logic-Process Compatible RRAM with 15.43 Mb/mm² Density and 10years@150°C retention using STI-less Dynamic-Gate and Self-Passivation Sidewall

Qishen Wang¹, Yuhang Yang¹, Zongwei Wang¹, Shengyu Bao¹, Jingwei Sun¹, Linbo Shan¹, Lin Bao^{1,2}, Yi Gao¹, Haisu Zhang¹, Yaotian Ling¹, Wuzhi Zhang³, Yansheng Wang³, Yimao Cai¹, Ru Huang¹

¹Peking University, ²Beijing University of Posts and Telecommunications, ³Shanghai Huali Integrated Circuit Corporation

We have demonstrated the STI-less dynamic-gate technique with self-passivation sidewall enhanced RRAM cells on commercial 40nm CMOS production platform achieving record-density of 15.43 Mb/mm² and high-

retention of 10years@150°C. Through DTCO, significant improvements in key characteristics are verified at wafer and chip level including memory window, uniformity, retention, and MLC>3bit.

3:10 PM

21-3 Emerging Memory RRAM Embedded in 12FFC FinFET Technology for Industrial Applications Chun-Yu Wu¹, Chang-Feng Yang¹, Chih-Wei Lai¹, Yu-Tien Wu¹, Ta-Chun Chien¹, Ming-Han Yang¹, Ming-Ta Yang¹, Yu-Neng Kao¹, Chih-Lin Cheng¹, Chia-Yu Wang¹, H. W. Tseng¹, Yu-Der Chih¹, Wen-Ting Chu¹, Arthur Hung¹, W. H. Chuang¹
¹TSMC

We present a reliable mega-bit RRAM macro embedded in TSMC 12FFC FinFET logic platform. From extensive learning on 28nm RRAM, we can effectively decrease the endurance failure rate of 12FFC RRAM by optimizing write algorithm based on understanding of RRAM's endurance failure mechanism through 2D Monte-Carlo simulation.

3:35 PM

21-4 Status and Perspectives of Chalcogenide-based Cross-Point Memories (Invited) Fabio Pellizzer¹, Agostino Pirovano¹, Roberto Bez¹, Russ L. Meyer¹ ¹Micron Technology

Chalcogenide-based cross-point memories have demonstrated the ability to deliver high performance, cost effective and highly reliable memory technology solutions (e.g. 3DXPoint). Further scaling opportunities have been demonstrated with a Single-chalcogenide Xpoint Memory (SXM) concept that delivers superior performances, a significant cell structure simplification, and a huge scaling potential.

4:25 PM

21-5 Low voltage (<1.8 V) and high endurance (>1M) 1-Selector/1-STT-MRAM with ultra-low (1 ppb) read disturb for high density embedded memory arrays

Elia Ambrosi¹, Cheng-Hsien Wu¹, MingYuan Song¹, Hengyuan Lee¹, Kai-Shin Li², Chao-Cheng Lin², Chen-Feng Hsu¹, Cheng-Chen Kuo¹, W. N. Chang², Y. J. Chen², C. H. Lin², J. M. Shieh², C. H. Shen², T. Y. Stanley Lee¹, Tuo-Hung Hou², Xinyu Bao¹

¹Taiwan Semiconductor Manufacturing Company, ²Taiwan Semiconductor Research Institute

This work presents a new 1-Selector/1-STT-MRAM (1S1R) device based on SiNGeCTe threshold selector. For the first time, 1e9 read disturb-free cycles are demonstrated in STT-MRAM-based 1S1R. The new device proves low voltage, high speed, low write error rate (<9ppm at 1.7V/ 50ns), along with excellent write endurance (>1M cycles).

4:50 PM

21-6 Enhancing Se-based Selector-only Memory with Ultra-fast Write Speed (~ 10 ns) and Superior Retention Characteristics (> 10 years at RT) via Material Design and UV Treatment Engineering Jangseop Lee¹, Yoori Seo¹, Sanghyun Ban¹, Dongmin Kim¹, Seongjae Heo¹, Daehwan Kang¹, Hyunsang ¹POSTECH

We investigate the effect of material and UV treatment on OTS devices for selector-only memory (SOM) applications. By characterizing OTS with varying material compositions, we identified Se as a key element for SOM operation. The optimized OTS exhibited a large memory window (> 1.2 V) with an ultra-fast write speed (~ 10 ns). Additionally, we demonstrate that interface engineering with UV treatment significantly improved device variability. UV-treated OTS demonstrated excellent retention (> 10 years at RT) and cycling endurance (> 10⁸). Analysis of Raman and XPS revealed that SOM properties were determined by the bonding nature associated with the Se.

21-7 Enhanced Endurance Characteristics in High Performance 16nm Selector Only Memory (SOM) IL-MOK PARK¹

¹SAMSUNG ELECTRONICS

It has been successfully achieved the memory characteristics of a 64Gb array in a single ovonic threshold switch (OTS)-based selector only memory (SOM) with a size of 16nm. We have verified a read window margin (RWM) of 0.5V, effectively operating at speeds below 56ns and with an applied current of 40µA. Particularly, the RWM remains consistently stable even variations in size of the OTS ranging from 15nm to 25nm, providing an advantage for scaling down and offering favorable memory characteristics. However, in SOMs, it remains challenging to maintain the original characteristics of the OTS when external elements penetrate, and the presence of spike current (IS) during turn-on renders the SOM vulnerable in terms of endurance. To address these challenges, we implemented processes aimed at minimizing process-induced damage (PID) to the OTS and optimized the configuration of the cell stack to mitigate the impact of IS. Consequently, we achieved stable write endurance for up to 1E8 cycles and read endurance exceeding 1E9 cycles.

Session 22: Emerging Device and Compute Technology (EDT) - Emerging Devices for Al/Quantum Technologies - Part II

2:15 PM, Continental 5

Co-Chairs: Louis Hutin, CEA-Leti and Veeresh Vidyadhar Deshpande, IIT Bombay

The first four papers in this session cover several implementations of emerging non-volatile memory devices for Compute-in-Memory (CiM) concepts. The last two papers explore a MOSFET-based technological approach to quantum information processing at cryogenic temperatures. Despite energy benefits, NVM-based CiM may be vulnerable to physical access-based attacks. The first paper presents an encryption/decryption technique in FeFET NAND arrays using an XOR-based cipher enabling secure CiM. Reservoir Computing (RC) is well-suited to time-series data processing at the edge. The second paper is an invited presentation of an RC concept based on the switching dynamics of FeFETs, demonstrating high accuracy (>98%) on speech recognition tasks. Physics-inspired algorithms leveraging random device behavior are promising for exploring complex search spaces at a low energy cost. The third paper presents the functional and power consumption analysis for networks of resistively-coupled stochastic Magnetic Tunnel Junctions solving computationally hard optimization problems such as prime factoring. The conductance of emerging NVM devices is a crucial factor in energy-efficient neural accelerators. The fourth paper presents a novel SOT-MRAM device structure with 10ns write speed, leveraging the decoupling of write and read paths and the possibility of resistance tuning to optimize vector-matrix multiplication. Cross-talk management in dense Si spin qubit arrays is of paramount importance to designing scalable systems. The fifth paper presents a novel integration scheme enabling noninvasive charge sensing and suppression of parasitic tunnel coupling in MOS quantum dot arrays for Si spin quantum bits. Classical electronics operating at deep cryogenic temperatures are necessary components of large-scale solid-state quantum computers. The last paper presents I-V characteristics of MOSFETs down to 15mK, along with an in-depth analysis to elucidate the role of band-edge states on the temperature dependence of subthreshold slope and threshold voltage at the lowest temperatures.

2:20 PM

22-1 In-Situ Encrypted NAND FeFET Array for Secure Storage and Compute-in-Memory

Zijian Zhao¹, Yixin Xu², James Read³, Po-Kai Hsu³, Yixin Qin¹, Tzu-Jung Huang¹, Suhwan Lim⁴, Kijoon Kim⁴, Kwangsoo Kim⁴, Wanki Kim⁴, Daewon Ha⁴, Thomas Kämpfe⁵, Sumitha George⁶, Xiao Gong⁷, Suman Datta³, Shimeng Yu³, Vijaykrishnan Narayanan², Kai Ni¹

¹Rochester Institute of Technology, ²Pennsylvania State University, ³Georgia Institute of Technology, ⁴Samsung Electronics Co. Ltd, ⁵Fraunhopfer IPMS, ⁶North Dakota State University, ⁷National University of Singapore

We present a lightweight in-situ encryption/decryption technique for high-density NAND memory. Using ferroelectric FET (FeFET) as a technology platform for demonstration, we show that: i) using a XOR-based cipher, the encryption/decryption can be simply mapped to in-situ array operations; ii) the proposed technique is scalable to multi-level cells (MLC) by encrypting and decrypting bit-by-bit; iii) a unique advantage of applying

XOR-based cipher on NAND array is its capability of supporting high-density and secure compute-in-memory (CiM) with encrypted weights; iv) with integrated NAND FeFET array, we hve successfully demonstrated encryption and decryption operations of single-level cell, MLC, and CiM.

2:45 PM

22-2 Physical Reservoir Computing using HZO-based FeFETs for Edge-Al Applications (Invited)

Shinichi Takagi¹, Kasidit Toprasertpong¹, Eishin Nako¹, Rikuo Suzuki¹, Shin-Yi Min¹, Mitsuru Takenaka¹, Ryosho Nakane¹

¹The University of Tokyo

We have proposed and demonstrated reservoir computing (RC) by using HfZrO2/Si FeFETs. We experimentally present the fundamental properties of RC performance and address several methods to enhance RC performance. We experimentally show a classification accuracy of 98.1 % in a speech recognition task.

3:10 PM

22-3 Designing networks of resistively-coupled stochastic Magnetic Tunnel Junctions for energy-based optimum search

Kamal Danouchi¹, Lucile Soumah¹, Corentin Bouchard², Florian Disdier¹, Aymen Fassatoui¹, Nhat-Tan Phan¹, Mona Ezzadeen², Bertrand Delaet², Bernard Viala², Guillaume Prenat¹, Lorena Anghel¹, Philippe Talatchian¹, Ioan-Iucian Prejbeanu¹, François Andrieu², Kevin Garello¹, Louis Hutin²

¹Univ. Grenoble Alpes, CEA, CNRS, Grenoble-INP, SPINTEC, ²CEA-Leti

After validating a prototyping route, we investigate the impact of CMOS+MTJ building blocks on the quality of stochastic sampling, a key feature in Ising networks. We carry out a functional and power analysis in the frame of Boolean satisfiability solving, showing an 8-bit integer factorization with Simulated Annealing.

3:35 PM

22-4 High RA Dual-MTJ SOT-MRAM devices for High Speed (10ns) Compute-in-Memory Applications MingYuan Song¹, GuanLong Chen², KuanMing Chen², Kai-Tai Chang¹, IJung Wang², YuChen Hsin², Chun-Yi Lin¹, Elia Ambrosi¹, Win-San Khwa¹, Yi-Lun Lu¹, Chen-Yu Hu¹, ShanYi Yang², SihHan Li², JengHua Wei², T. Y. Stanley Lee¹, Allen Y. J. Wang¹, Meng-Fan Marvin Chang¹, Chi-Feng Pai¹, Xinyu Bao¹ ¹tsmc, ²ITRI

A novel SOT-MRAM device structure with 10ns write speed and >100x scalable resistance and read current are demonstrated to address the persistent problems of the traditional 2D crossbar array, leveraging its readwrite path separation nature.

4:25 PM

22-5 Tunnel and capacitive coupling optimization in FDSOI spin-qubit devices

Benoit Bertrand¹, Biel Martinez¹, Jing Li¹, Bruna Cardoso Paz^{2,3}, Victor Millory⁴, Valentin Labracherie¹, Laurent Brévard¹, Hamza Sahin¹, Grégoire Roussely¹, Aurélien Sarrazin¹, Tristan Meunier^{2,3}, Maud Vinet³, Yann-Michel Niquet⁴, Boris Brun⁴, Romain Maurand⁴, Silvano de Franceschi⁴, Heimanu Niebojewski¹ ¹CEA-Leti, ²CNRS Néel Institute, ³Siquance, ⁴CEA-Irig

We present the ongoing development towards a spin qubit platform compatible with an FDSOI CMOS fabrication flow. We introduce new patterning modules to suppress the diagonal tunnel coupling in QD arrays and fabricate nanowire pairs for non-invasive charge sensing. Numerical simulation provides guidelines for further optimization of the detection sensitivity.

4:50 PM

22-6 Milli-Kelvin Analysis Revealing the Role of Band-edge States in Cryogenic MOSFETs

Hiroshi Oka¹, Hidehiro Asai¹, Takumi Inaba¹, Shunsuke Shitakata¹, Hitoshi Yui¹, Hiroshi Fuketa¹, Shota Iizuka¹, Kimihiko Kato¹, Takashi Nakayama¹, Takahiro Mori¹

¹National Institute of Advanced Industrial Science and Technology (AIST)

We revealed the role of band-edge states on MOSFET operation, leveraging the first temperature-dependent SS and V_{th} analysis down to 15 mK. We provided a physical model of I-V behavior over a wide temperature range down to milli-Kelvin, elucidating that the occupancy of immobile band-edge states governs the cryogenic performance.

Session 23: Neuromorphic Computing (NC) - Compute-in-Memory for Deep Learning 2:15 PM, Continental 6

Co-Chairs: Martin Frank, IBM and Duygu Kuzum, University of California San Diego

This session describes advances in compute-in-memory (CiM) technologies and 3D integration for deep learning. Such circuits hold promise for deep learning inference and training by enabling faster and more energy-efficient neural network operations than digital CMOS. The session will be opened with a report on an in-memory compute chip fabricated in 14 nm CMOS technology that employs a carbon-based liner underneath the phase-change material to improve temporal stability and inference accuracy. The second paper reports on low-temperature monolithic 3D integration of carbon nanotube FETs and resistive RAM (ReRAM) arrays to accelerate compute-in-memory for deep neural networks, including a multi-layer perceptron and a ResNet-32. In the following contribution, the ultra-low switching energy of ferroelectric RAM and the reliable read characteristics of ReRAM are leveraged for on-chip inference and learning on the edge. The fourth paper employs custom 3D AND Flash CiM arrays to execute convolution operations in a parallel and highly efficient manner. This is followed by a report on optimized ReRAM devices integrated in 512x512 array tiles, combined with an improved BEOL process and circuits designed to reduce the matrix-vector-multiplications (MVM) error, thereby achieving more accurate deep learning inference. The last paper of this session investigates performance gains for cryogenic compute-in-memory systems through improved device characteristics, with potential applications in cryogenic infrared detectors.

2:20 PM

23-1 In-Memory Compute Chips with Carbon-based Projected Phase-Change Memory Devices Ghazi Sarwat Syed¹, Kevin Brew², Thanos Vasilopoulos³, Vara Prasad Jonnalagadda³, Benedikt Kersting³, Timothy Philip², Valeria Bragaglia³, Esteban Ambrogio Gali⁴, Julian Buechel⁵, Iason Giannopoulos³, Manuel Le-Gallo³, Cheng-wei Cheng⁶, Matt BrightSky⁶, Vijay Narayanan⁷, Nicole Sauliner², Abu Sebastian⁵ ¹IBM Research - Europe, ²IBM Research - Albany, ³IBM Research - Europe, ⁴IBM Research - Almaden, ⁵IBM Research - Yorktown, ⁷IBM Research - T. J. Watson Research Center

Achieving sufficient compute precision in matrix-vector-multiply (MVM) operations is a key challenge for analog in-memory computing (AIMC) that relies on resistive memory devices. A device-level concept that addresses this challenge is that of projected-type phase-change memory (Proj-PCM). Here we present Proj-PCM devices based on carbon-based projection layer (CPL). We integrated these devices onto multi-tile AIMC chips fabricated in 14nm CMOS-technology. CPL is shown to exhibit superior compatibility with the phase-change material layer (PCML) as well as the BEOL process. CPL also provides sufficient tunability of resistance window. The compute tiles with CPL-based Proj-PCM are shown to achieve higher computational precision.

2:45 PM

23-2 3D Stackable CNTFET/RRAM 1T1R Array with CNT CMOS Peripheral Circuits as BEOL Buffer Macro for Monolithic 3D Integration with Analog RRAM-based Computing-In-Memory

Yibei Zhang¹, Yijun Li¹, Jianshi Tang¹, Haitao Xu^{2,3}, Ran An¹, Qi Qin¹, Zhengwu Liu¹, Lei Gao², Ningfei Gao⁴, Bin Gao¹, Dong Wu¹, He Qian¹, Huaqiang Wu¹

¹Tsinghua University, ²Beijing Institute of Carbon-based Integrated Circuits, ³Peking University, ⁴Institute of Carbon-based Thin Film Electronics, Peking University

We demonstrated a monolithic 3D integration (M3D) of Si-MOSFET, HfO_x-based analog RRAM and fully functional 3D stackable 1kb one-CNTFET-one-RRAM array. Extensive structural analysis and electrical measurements were carried out. The M3D chip achieving a GPU-equivalent classification accuracy of up to 96.5% in image classification tasks while consuming 39× less energy.

3:10 PM

23-3 Hybrid FeRAM/RRAM Synaptic Circuit Enabling On-Chip Inference and Learning at the Edge Michele MARTEMUCCI^{1,2}, François RUMMENS¹, Tifenn HIRTZLIN², Simon MARTIN², Olivier GUILLE², Tarcisius JANUEL², Catherine CARABASSE², Olivier BILLOINT², Julie LAGUERRE², Jean COIGNUS², Adrien VINCENT³, Damien QUERLIOZ⁴, Laurent GRENOUILLET², Sylvain SAÏGHI³, Elisa VIANELLO² ¹CEA-List, Univ. Grenoble Alpes, ²CEA-Leti, Univ. Grenoble Alpes, ³IMS, Univ. Bordeaux, Bordeaux INP, CNRS, ⁴Univ. Paris-Saclay, CNRS

This paper presents an experimental demonstration of a hybrid FeRAM/RRAM synaptic circuit. It incorporates Metal-Ferroelectric-Metal stacks, exhibiting native FeRAM behavior and functioning as RRAMs after forming. By leveraging advantages of FeRAMs, e.g., ultra-low switching energy, and the non-disruptive reading of RRAMs, this circuit enables inference and learning at the Edge.

4:00 PM

23-4 First Demonstration of Innovative 3D AND-Type Fully-Parallel Convolution Block with Ultra-High Area-and Energy-Efficiency

Jangsaeng Kim¹, Jiseong Im¹, Jonghyun Ko¹, Soochang Lee², Dongseok Kwon¹, Wonjun Shin¹, Joon Hwang¹, Ryun-Han Koo¹, Woo Young Choi¹, Jong-Ho Lee^{1,3}

¹Department of ECE and ISRC, Seoul National University, ²Memory Division, Samsung Electronics Co., ³Ministry of Science and ICT

We propose for the first time a novel 3D AND-type flash memory array for a fully-parallel convolution block (FPCB). The FPCB achieves area- and energy-efficient convolution and fully-connected operations. By reducing the number of cells and line resistance, the FPCB reduces ~96% and ~74% of area occupancy and energy consumption.

4:25 PM

23-5 A Holistic methodology Toward Large-scale Al Implementation using Realistic ReRAM based ACIM from Cell to Architecture

Sangsu Park¹, Jihun Kim¹, Wontae Koo¹, Youngjae Kwon¹, Dongik Suh¹, Sangmin Lee¹, Seonghun Lee¹, kayoung Kim¹, Eungu Han¹, Jaeyeon Lee¹, Jongil Kim¹, Kyusung Kim¹, Yeongnam Lim¹, Youngbae Ahn¹, Eunkyung Park¹, Seungwook Ryu¹, Seonghyun Kim¹, Namkyun Park¹, Hoseok Em¹, Seokjoon Kang¹, Junho Cheon¹, Euiseok Kim¹, Jaeyun Yi¹, Kyunhoon Kim¹, Taehoon Kim¹, Seho Lee¹, Myunghee Na¹, Seonyong Cha¹ SK hynix Inc.

A scalable 256kb 1T1R array-based wafer-level realistic holistic evaluation platform and methodology was demonstrated for the improvement of ReRAM ACiM cell characteristics. Combining cell, PnV, BEOL and circuit improves major metrics, in terms of weight retention by 90%, MAE_{MAC}, by 87%, inference accuracy by 124%.

4:50 PM

23-6 Cool-CIM: Cryogenic Operation of Analog Compute-In-Memory for Improved Power-efficiency Wei-Chun Wang¹, Rakshith Saligram¹, Sudarshan Sharma¹, Minah Lee¹, Amol Domaji Gaidhane², Yu Cao², Arijit Raychowdhury¹, Suman Datta¹, Saibal Mukhopadhyay¹ Georgia Institute of Technology, ²Arizona State University

Analog computing-in-memory is a promising technology that performs computation on the bitlines to alleviate memory bottleneck, but the power consumption of peripheral circuits limits its power efficiency. This work shows that a cryogenically cooled ACIM (Cool-CIM) can leverage improved device characteristics to lower the operating voltage of peripheral circuits. Circuit simulations with empirically calibrated models of 14nm FinFET

at cryogenic temperature show 54% reduction in EDP and 80% increase in TOPS/W for voltage optimized cryogenic ACIM compared to 300K operation. This study establishes the feasibility of in-sensor processing of analog signals in cryogenic infrared sensors.

Session 24: Modeling and Simulation (MS) - 3D DRAM and Ferroelectric Memories 2:15 PM, Continental 7-9

Co-Chairs: Jiezhi Chen, Shandong University and Giuseppe lannaccone, University of Pisa

This session includes six excellent papers that describe recent advances in the area of ferroelectric usages in DRAM and non-volatile memories. The first paper, by Dipjyoti Das from Georgia Tech., proposes a novel ferroelectric gate stack for NAND applications with experimental demonstration and modeling. The second paper, by Chen-Yi Cho from National Yang Ming Chiao Tung University, describes a newly developed multidomain FE wake-up model towards deep insights on the origins of wake-up of ultrathin ferroelectric Hf0.5Zr0.5O2. The third paper, by Zhao-Yi Yan from Tsinghua University propose a compact Liouville model and experimentally verifies its predictive capability in dynamic behaviors of the circuits. The fourth paper, by Deng from Rochester Institute of Technology, addresses the comparative advantages of two-transistor n-capacitor FERAM cells for high-density 3D ferroelectric memories. The fifth paper, by Xu from IMECAS, proposes a variability-aware compact model for independent dual gate FETs based on IGZO for analog computing-in-memory. Finally, the sixth paper by Jiao and Zhou, from National University of Singapore, presents the demonstration and the modeling of an IGZO-base ferroelectric modulated diode with largely enhanced memory window with respect to FEFETs.

2:20 PM

24-1 Experimental demonstration and modeling of a ferroelectric gate stack with a tunnel dielectric insert for NAND applications

Dipjyoti Das¹, Hyeonwoo Park¹, Zekai Wang¹, Chengyang Zhang¹, Prasanna Venkatesan Ravindran¹, Chinsung Park¹, Nashrah Afroze¹, Po-Kai Hsu¹, Mengkun Tian¹, Hang Chen¹, Winston Chern¹, Suhwan Lim², Kwangsoo Kim², Kijjoon Kim², Wanki Kim², Daewon Ha², Shimeng Yu¹, Suman Datta¹, Asif Islam Khan¹ ¹Georgia Institute of Technology, ²Samsung Electronics Co. Ltd

We present a novel dipole engineering scheme for ferroelectric gate stack design, by insertion of an Al_2O_3 layer in the middle of the ferroelectric to enhance the MW. A numerical model of the gate stack was calibrated to the experimental data. A comprehensive design space exploration of the gate stack of FEFETs, based on the model, reveals a pathway to achieving a 12 V MW while satisfying the constraints of vertical NAND flash technology: a total gate stack thickness of 20 nm and a write voltage \leq 15 V.

2:45 PM

24-2 Wake-Up of Ultrathin Ferroelectric Hf_{0.5}Zr_{0.5}O₂: The Origin and Physical Modeling

Chen-Yi Cho¹, Tzu-Yi Chao¹, Tzu-Yao Lin¹, I-Ting Wang², Yu-Sheng Chen³, Yi-Ching Ong³, Yu-De Lin⁴, Po-Chun Yeh⁴, Shyh-Shyuan Sheu⁴, Tuo-Hung Hou¹

¹National Yang Ming Chiao Tung University, ²Taiwan Semiconductor Research Institute, ³Taiwan Semiconductor Manufacturing Company, ⁴Industrial Technology Research Institute

A new mechanism, referred to as interfacial-layer soft breakdown (IL-SBD), is proposed to elucidate the wake-up behavior in the ultrathin Hf0.5Zr0.5O2(HZO) capacitor. This model accurately reproduces the trend of thickness-dependent wake-up behavior, emphasizing the utmost significance of IL optimization in ultrathin HZO.

3:10 PM

24-3 A Liouville Model for Polycrystalline Ferroelectrics Emphasizing Kinetic Integrity and Deployability in Circuits with Charge and Current Constraints

Zhao-Yi Yan^{1,2}, Ruiting Zhao^{1,2}, Zhenze Wang^{1,2}, Tian Lu^{1,2}, Houfang Liu^{1,2}, Kan-Hao Xue³, Xiangshui Miao³, Yi Yang^{1,2}, Tian-Ling Ren^{1,2}

¹School of Integrated Circuits, Tsinghua University, Beijing, China, ²Beijing National Research Center for

Information Science and Technology, Tsinghua University, Beijing, China, ³School of Integrated Circuits, Huazhong University of Science and Technology

Liouville-formula from statistical mechanism is invoked in the Landau-Khalatnikov-Preisach model to give an analytical expression to account for the statistical effect in the polycrystalline ensemble of $Hf_{0.5}Zr_{0.5}O_2$ ferroelectric capacitor, which is considered its further application in circuit-level simulations. The model is extensively validated with measurement data of the fabricated devices.

4:00 PM

24-4 Comparative Advantages of 2T-nC FeRAM in Empowering High Density 3D Ferroelectric Capacitor Memory

Shan Deng¹, Yi Xiao², Zijian Zhao¹, Tzu-Jung Huang¹, Thomas Kampfe³, Vijaykrishnan Narayanan², Kai Ni¹ Rochester Institute of Technology, ²Pennsylvania State University, ³Fraunhofer IPMS

We study ferroelectric capacitor memories and demonstrate comparative advantages of 2TnC (Two transistors-n metal-ferroelectric-metal (MFM) capacitors) in scalability, reliability, and feasibility of dense 3D integration and operation. We show that: i) the sensing and scalability issues of conventional FeRAM rooted in its charge-based sensing; ii) FeMFET suffers from the poor reliability and scaling challenges; iii) the 2T-nC can be exploited to address their issues in scalability, density and reliability; iv) through comprehensive experimental and theoretical studies, the design space is explored; v) the integration and operation of 2T-nC FeRAM arrays in 2D and 3D configurations is investigated, demonstrating their potential for improved density and operation.

4:25 PM

24-5 Reliability-Aware Ultra-Scaled IDG-InGaZnO-FET Compact Model to Enable Cross-layer Codesign for Highly Efficient Analog Computing in 2T0C-DRAM

Lihua Xu¹, Kaifei Chen^{1,2}, Zhi Li^{1,2}, Jingrui Guo^{1,2}, Linfang Wang^{1,2}, Shijie Huang^{1,2}, Yue Zhao^{1,2}, Zhidao Zhou^{1,2}, Chunmeng Dou^{1,2}, Guanhua Yang¹, Lingfei Wang^{1,2}, Ling Li^{1,2}

¹State Key Lab of Fabrication Technologies for Integrated Circuits, IMECAS, Beijing, China, ²University of the Chinese Academy of Sciences, Beijing, China

Ultra-scaled independent-dual-gate (IDG) InGaZnO-FET (~ 26 nm) can potentially lead to highly energy- and area-efficient computing-in-memory (CIM) structures due to its low leakage, extended operational flexibility, and capability for 3D integration. However, its complicated operation principle, increased variation sources, and enlarged parasitic effect hinder device modeling and circuit design. To address these issues, a reliability-aware compact model (RaCM) is developed to describe the surface potential with the IDG coupling effect and excellently agree with fabricated device measurements. Supported by experiments and TCAD calibrated model with variation and degradation, we firstly propose an IDG-2T0C multi-bit computing cell with diode-connected write strategy suppressing variations and independent-gate enhanced data integrity and retention schemes. Furthermore, with RaCM enabled device and circuit co-optimization, a 3D all-in-time-domain (ATD) CIM architecture is proposed. RaCM and 28-nm CMOS hybrid circuit simulation shows it achieves a normalized energy-efficiency (EF) up to 2766 TOPS/W, advancing >3× improvements over previous arts, and a CIFAR-10 inference accuracy loss < 2% after 1000s.

4:50 PM

24-6 First BEOL-compatible IGZO Ferroelectic-Modulated Diode with Drastically Enhanced Memory Window: Experiment, Modeling, and Deep Understanding

Leming Jiao¹, Zuopu Zhou², Zijie Zheng², Kaizhen Han², Qiwen Kong², Xiaolin Wang², Haiwen Xu², Jishen Zhang², Chen Sun³, Yuye Kang¹, Gengchiau Liang¹, Xiao Gong¹

¹National University of Singapore, ²National University of Singapore, ³national university of Singapore

Tackling the key challenge of the weak erase in oxide semiconductor FeFETs, for the first time, we experimentally demonstrate a back-end-of-line-compatible IGZO-based ferroelectric-modulated diode, which effectively doubles the memory window of the FeFET fabricated under the same process conditions. To provide a clear understanding of the MW enhancement, we develop and establish a comprehensive simulation

framework that reveals the interplay between ferroelectric polarization and the current rectified by the metalsemiconductor Schottky diode. Furthermore, through a combination of experimental measurement and theoretical calculation, we validate the performance of our novel FMD device in overcoming the weak erase problem of OS FeFETs.

Session 25: Sensors, Mems, and Bioelectronics (SMB) - Thin Film Transistors and Microsensors for Bio/Chemical Detection

2:15 PM, Imperial A

Co-Chairs: Marco Tartagni, University of Bologna and Mina Rais-Zadeh, NASA JPL

This session focuses on novel microsensors and integrated thin film transistors (TFTs) for chemical and biomedical detection. It includes 6 papers that describe recent advances in the areas of thin film transistors and integrated sensing architectures for biology and chemical analysis. The first paper with lead author from Shandong University describes a field programmable large format active matrix for high resolution droplet manipulation. The group led by Westlake University in China presents a TFT active-matrix pH sensor with low operating voltage in the second paper. The third paper from IBM, USA, is an invited presentation on silicon-based reference electrodes for portable in-ground sensors. The proposed electrodes will allow long term measurement in chemically harsh soil medium. The fourth paper is from imec and discusses a nanowell field effect transistor (FET) for molecular detection. It places a 25 nm size nano-well in the center of the silicon fin-FET to detect single stranded DNA molecules with high sensitivity. The fifth paper from Stanford University discusses a device design to mitigate the effect of strain on the performance of carbon nanotube (CNT) based TFTs. The final paper in the session is from imec and illustrates a novel dual-wavelength neural probe using CMOS photonics. The probe is capable of cell-level specific neuro-modulation using optogenetics.

2:20 PM

25-1 Field programmable digital microfluidics chip for high-throughput droplet array manipulation Jun Yu¹, Shengzhe Jiang¹, Dongping Wang², Chunyu Chang², Zhiqiang Jia³, Maohua Du⁴, Subao Shi⁴, Jiahao Li⁵, Wenfei Dong², Hanbin Ma^{2,4}, Arokia Nathan^{1,6}

¹Shandong University, ²CAS Key Laboratory of Bio-Medical Diagnostics, Suzhou Institute of Biomedical Engineering and Technology, Chinese Academy of Sciences, ³School of Mechanical and Electrical Engineering, Changchun University of Science and Technology, ⁴Guangdong ACXEL Micro & Nano Tech Co., Ltd., ⁵ACX Instruments Ltd, ⁶Darwin College, Cambridge University

We present a field programmable active-matrix digital microfluidics chip for biological applications, where we demonstrate high-throughput droplet manipulation, as well as single-cell generation. The fabricated microfluidics chip comprises 640×280 pixels that can be independently addressed to execute parallel concurrent droplet generation and single-cell operation.

2:45 PM

25-2 Active-Matrix Potentiometric Sensors with Low Operating Voltage of 0.05 V for High-Resolution Mapping of pH and Cellular Microenvironment

Bowen Zhu¹, Huihui Ren¹, Dingwei Li¹, Min Wang¹, Tingjie Tang¹, Yitong Chen¹, Yan Wang¹, Qi Huang¹, Chengchen Guo¹

¹Westlake University

In this work, we develop active-matrix potentiometric sensors that integrate pH sensing and mapping capabilities by utilizing field-effect transistor (FET) sensors based on solution-processed oxide semiconductors. Their high electrical performance enables the successful integration of a 16 × 16 active-matrix FET sensor array for high-resolution pH mapping.

3:10 PM

25-3 Silicon Device-Based Sensing for Sustainability (Invited)

Sufi Zafar¹, Thomas Picunko¹, Cyril Cabral, Jr.¹, Marinus Hopstaken¹, Paul Solomon¹, Hendrik Hamann¹ IBM TJ Watson Research Center

Sustainable agriculture is mainly limited by the lack of subterranean chemical sensors that measure nutrients near the roots of plants. This study addresses this technology gap. It demonstrates silicon device-based electronic sensors with a novel reference electrode that enables continuous subterranean chemical sensing, essential for more accurate Al-based precision agriculture.

4:00 PM

25-4 Nanowell Field-Effect Transistors for Highly Sensitive Molecular Detection

Lijun Liu^{1,2}, Sybren Santermans¹, David Barge¹, Jacobus Delport¹, Ashesh Ray Chaudhuri¹, Kherim Willems¹, Seungkyu Ha¹, Simone Severi¹, Pol Van Dorpe^{1,2}, Koen Martens^{1,2}
¹imec, ²KU Leuven

We report a novel, highly sensitive bio-molecular sensor device, nanowell FET. A 25nm size nanowell resides in a 35-40nm Si FinFET, which acts as an enhanced molecular sensing region. Near-ideal device performance and doubled our DNA signal to 40mV, which is a major step toward single-molecule sensing with cmos-based FETs.

4:25 PM

25-5 A Device Design Approach to Mitigate Strain Impact on Stretchable Carbon-Nanotube Thin-Film Transistors

Can Wu¹, Donglai Zhong¹, Weichen Wang¹, Yuanwen Jiang¹, Yuya Nishio¹, Yujia Yuan¹, Jeffrey B.-H. Tok¹, Zhenan Bao¹

¹Stanford University

Intrinsically stretchable electronics offer mechanical compatibility with various curvilinear objects, opening possibilities for emerging applications inaccessible by conventional rigid or flexible electronics. Recent advancements have led to significant enhancement of stretchable transistor performance (mobility of >10cm²/V·s at sub-10µm channel length), rivaling that of flexible electronics. However, under strain, intrinsic stretchability introduces inherent large changes in device characteristics, limiting their practical applications. Here we propose a circular transistor design to mitigate strain effect on electrical characteristics, achieving a reduction of strain-induced on-current variation from 56% to 3% by counteracting the performance variations observed across different segments of a 360° transistor channel.

4:50 PM

25-6 Dual-wavelength neural probe for simultaneous opto-stimulation and recording fabricated in a monolithically integrated CMOS/photonics technology platform

Pieter Neutens¹, John O'Callaghan¹, Jef De Ceulaer¹, Enrico Tonon¹, Marleen Welkenhuysen¹, Carolina Mora Lopez¹, Alexandru Andrei¹, Jan Putzeys¹, Md. Mahmud-Ul-Hasan¹, Hendrikus Tilmans¹, Barundeb Dutta¹ imec, Kapeldreef 75, Leuven, Belgium

We present a monolithically integrated CMOS and photonics platform. This platform is co-integrated with a 130-nm SOI-based 6-level AI-BEOL. Through this platform, we demonstrate a neural probe that integrates a high-density array of 960 electrodes and 384 recording channels, along with 14 programmable optical emission sites for two visible wavelengths.

Session 26: Power, Microwave/Mm-Wave and Analog Devices/Systems (PMA) - Recent Advances in Wide Bandgap Materials and Devices for Power Electronics

2:15 PM, Imperial B

Co-Chairs: Takuya Maeda, University of Tokyo and Veronique Sousa, CEA-Leti

This session includes 6 papers that describe recent advances of wide bandgap (WBG) materials and devices for power electronics. The first paper, from Peking University, demonstrates 6.5 kV E-mode active-passivation p-GaN gate HEMT on a sapphire substrate with ultralow dynamic Ron. The second paper, from Toyota R&D labs., presents polarization engineering in AlSiO/p-GaN MOSFETs using AlN interlayers formed by PEALD. The

channel mobility over 300 cm2/V•s was achieved. The next paper, from Nagoya Univ., demonstrates AIN-based vertical p-n diodes on an AIN bulk substrate with dopant-free distributed-polarization doping. Clear rectification characteristics with the record breakdown field of 7.3 MV/cm was achieved. The next paper, from Hitachi Ltd., reports the first demonstration of 6.5 kV-class SiC trench-etched double-implantation (TED) IGBTs. The next paper, from Virginia Tech., presents 2 kV & 0.7 mΩ•cm2 vertical p-NiO/n-Ga2O3 super junction SBDs. The final paper, from Waseda Univ., reports diamond p-MOSFETs with oxidized silicon termination. The device achieved the channel mobility over 150 cm2/V•s and |Vth| higher than 3 V, allowing normally-off operation for power IC.

2:20 PM

26-1 6500-V E-mode Active-Passivation p-GaN Gate HEMT with Ultralow Dynamic Ron

Jiawei Cui¹, Jin Wei¹, Maojun Wang¹, Yanlin Wu¹, Junjie Yang¹, Teng Li¹, Jingjing Yu¹, Han Yang², Xuelin Yang², Jinyan Wang¹, Xiaosen Liu³, Daisuke Ueda⁴, Bo Shen²

¹School of Integrated Circuits, Peking University, Beijing, China., ²School of Physics, Peking University, Beijing, China., ³School of Integrated Circuits, Tsinghua University, China., ⁴Center of Low-Temperature Plasma Sciences, Nagoya University, Japan

This work demonstrates an E-mode active-passivation p-GaN gate HEMT (AP-HEMT) with breakdown voltage beyond 6500 V and a low R_{ON} of 38.2 Ω ·mm ($R_{\text{ON,SP}}$ = 33.62 m Ω ·cm²). The AP-HEMT enables the demonstration of ultralow dynamic R_{ON} /static R_{ON} = 1.02 for $V_{\text{DS-OFF}}$ = 4500 V.

2:45 PM

26-2 Polarization Engineering in AlSiO/p-type GaN MOSFETs Using AlN Interlayers Formed by Plasma-Enhanced Atomic Layer Deposition

Kenji Ito¹, Tetsuo Narita¹, Hiroko Iguchi¹, Shiro Iwasaki¹, Daigo Kikuta¹, Emi Kano², Nobuyuki Ikarashi², Kazuyoshi Tomita², Masahiro Horita², Jun Suda²

¹Toyota Central R&D Labs., Inc., ²Nagoya University

Polarization engineering by AlN interlayers deposited via plasma-enhanced atomic layer deposition was demonstrated in AlSiO/p-type GaN MOSFETs. A crystalline AlN interlayer enhanced channel mobility and induced spontaneous polarization charges at the AlN/GaN interface. The threshold voltage was succesfully controlled by both the interlayer thickness and the p-type doping concentration.

3:10 PM

26-3 Demonstration of AIN-based Vertical p-n Diodes with Dopant-Free Distributed-Polarization Doping

Takeru Kumabe¹, Akira Yoshikawa^{1,2}, Maki Kushimoto¹, Yoshio Honda¹, Manabu Arai¹, Jun Suda¹, Hiroshi Amano¹

¹Nagoya University, ²Asahi Kasei Corporation

Nearly ideal AIN-based vertical p-n diodes are demonstrated utilizing dopant-free distributed-polarization doping (DPD). The fabricated devices exhibited excellent electrical properties, including a desired effective doping concentration, a low turn-on voltage, a low on-resistance, and a high breakdown electric field. These results highlight the DPD's usefulness for high-performance AIN-based power devices.

4:00 PM

26-4 First Demonstration of Trench-shaped 6.5-kV n-channel SiC IGBT with Trench-etched Double-diffused MOS (TED-MOS) Structure

Naoki Watanabe¹, Haruka Shimizu¹, Akio Shima¹ Hitachi, Ltd.

We experimentally demonstrated the first trench-shaped 6.5-kV SiC IGBT by utilizing the trench-etched double-diffused MOS (TED-MOS) structure. It significantly improved the on-state performance of SiC IGBTs with

proper blocking operation. The TED-MOS SiC IGBT also exhibited smaller switching losses due to a small feedback capacitance and large electron injection.

4:25 PM

26-5 2 kV, 0.7 mΩ•cm² Vertical Ga₂O₃ Superjunction Schottky Rectifier with Dynamic Robustness

Yuan Qin¹, Matthew Porter¹, Ming Xiao¹, Zhonghao Du², Hongming Zhang², Yunwei Ma¹, Joseph Spencer^{1,3}, Boyan Wang¹, Qihao Song¹, Kohei Sasaki⁴, Chia-Hung Lin⁴, Ivan Kravchenko⁵, Dayrl P Briggs⁵, Dale K Hensley⁵, Marko Tadjer³, Han Wang², Yuhao Zhang¹

¹Virginia Polytechnic Institute and State University, ²University of Southern California, ³U.S. Naval Research Laboratory, ⁴Novel Crystal Technology, ⁵Oak Ridge National Laboratory

We report the first demonstration of a vertical superjunction device in ultra-wide bandgap Ga_2O_3 . Ga_2O_3 superjunction Schottky diodes show a on-resistance of 0.7 m Ω ·cm² and breakdown voltage of 2000 V, the trade-off of which are among the best in all power Schottky diodes. High-temperature and switching robustness are also demonstrated.

4:50 PM

26-6 Oxidized Silicon Terminated Diamond p-MOSFETs with Channel Mobility >150 cm²V⁻¹s⁻¹ and |V_{TH}| > 3V Normally-off for Complementary Power Circuits

Hiroshi Kawarada^{1,2}, Kousuke Ota¹, Yu Fu¹, Kento Narita¹, Xiahua Zhu¹, Atsushi Hiraiwa¹, Tetsuya Fujishima² ¹Waseda University, ²Power Diamond Systems, Inc.

Oxidized silicon terminated (C-Si-O) diamond surface has been applied for lateral and vertical MOSFETs. C-Si-O bonds instead of C-O-Si bonds are key to fabricate higher channel mobility of diamond p channel MOSFETs (p-MOSFETs). The hole channel mobility exceeds 150 cm²V⁻¹s⁻¹ which is higher than the electron mobility of SiC n-MOSFETs. The threshold voltage V_{TH} of diamond p-MOSFET is negatively large enough (V_{TH} < -3V) for normally-off operation at high voltage circuits. Maximum drain current densities $I_{D,Max}$ were >300 mAmm⁻¹ in lateral FETs and >200 mAmm⁻¹ in vertical FETs. They are the highest in normally-off operation of diamond p-FETs.

Session 27: - Evening Panel: Al: Semiconductor Catalyst? Or Disrupter?

8:00 PM, Continental 4-5

Moderators G. Dan Hutcheson, Techlnsights

Co-Organizer: John Chen, NVIDEA

Artificial Intelligence has long been a hot topic. In 2023 it became super-heated when large language models became readily available to the public. This year's IEDM will not be a rehashing of what's been dragged through media. Instead, it will bring together industry experts to have a conversation about how AI is changing the semiconductor industry and to ask them how they are using AI to transform their efforts. The topics will be wide ranging from how AI will drive demand for semiconductors, to how it's changing design and manufacturing, and even to how it will change the jobs and careers of those working in it.

Panelists:

Stelios Diamantidis, Synopsys Ira Leventhal, Advantest Chris Horng-Dar Lin, TSMC Nicole Saulnier, IBM Anantha Sethuraman, Applied Materials

Wednesday, Dec. 13

Session 28: Focus Session 1: - PMA/MS - Focus Session - Sustainability in Semiconductor Device Technology and Manufacturing

Co-Chairs: Brianna Klein, Sandia National Labs and Vita Pi-Ho Hu, National Taiwan University

This is a focus session on sustainability in semiconductor device technology and manufacturing which aims to reduce carbon emission. First, IMEC shows a life cycle analysis of CMOS technologies from N28 to A14 based on the high-volume IC fabrication tools. The approach provides sensitivity analysis and highlights high-impact processes that could be improved to reduce environmental footprints in pathfinding technologies. The next paper, presented by Applied Materials, developed new tools for monitoring and modeling the systems' energy use and emissions impact that incorporate principles and practices aligned with industry standards. These tools have enabled engineering teams to include principles of sustainability into the design of new products with quantifiable results. The third paper is by ASML and discusses the management of their EUV photolithography systems including cooling system, hydrogen re-use, sleep mode, and material recycling. Next, Samsung discusses the development of the technology for prediction of turbulent flow and the diffusion of airborne molecular contaminants (AMC) inside of fabrication facilities. Their work also includes the reduction of AMC and emissions, and the CO2 capture and utilization to operate fabs with low energy and high efficiency, improve yields, and reduce air pollution. The fifth paper will be presented by Techlnsights, which investigated Greenhouse Gases (GHGs) emissions in the semiconductor industry and developed a commercial model of leading edge 300mm fabs. STMicroelectronics is the sixth paper, and they have developed the Sustainable Technology program based on a robust life cycle approach, capturing social and environmental footprint at every stage of the product's life.

9:05 AM

28-1 Cradle-to-gate Life Cycle Assessment of CMOS Logic Technologies (Invited)

Lizzie Boakes¹, Marie Garcia Bardon¹, Vincent Schellekens¹, Cedric Rolin¹, I-Yun Liu¹, Benjamin Vanhouche¹, Gioele Mirabelli¹, Farid Sebaai¹, Laurent Van Winckel¹, Emily Gallagher¹, Lars-Ake Ragnarsson¹

¹Imec

This paper presents a life cycle analysis of logic technology nodes N28 to A14 based on bottom-up modeling of a high-volume IC fabrication plant. This holistic approach provides granular results, enables sensitivity analysis, and highlights high-impact processes that could be improved to reduce environmental footprints in existing and pathfinding technologies.

9:30 AM

28-2 Sustainability-Aware Technology Development at Applied Materials (Invited)

Benjamin Jay Gross¹, E. Neville Reyes¹, S. Kapadia¹ Applied Materials

We have developed new tools for monitoring and modeling our systems' energy use and emissions impact that incorporate principles and practices aligned with industry standards. These tools have enabled our engineering teams to include principles of sustainability into the design of our new products with quantifiable results. 9:55 AM

28-3 EUV energy efficiency (Invited)

Theo Thijssen¹, Ton van der Net¹, Toni Janssen¹, Carlo Luijten¹ ASML Netherlands B.V.

Energy efficiency of the ASML EUV lithography systems is being improved by increasing productivity while at the same time reducing absolute energy consumption. The latter is achieved via sleep mode, hydrogen re-use and tower-cooled process cooling water.

10:45 AM

28-4 Sustainable Environmental Technologies for Advanced Semiconductor Manufacturing Intelligent FAB (Invited)

Hyun Chul Lee¹, Sehyeong Oh¹, Dong Sik Yang¹, Min Seok Koo¹, Dong Jin Ham¹, Joonseon Jeong¹, Sungwoo Kang¹, Jaehee Chang¹, Hyeon-su Heo¹, Mijong Kim¹, Jonghyun Ha¹, Su Keun Kuk¹, Dong Jin Lee¹, Jai Young

Chung¹, Dongwook Kim¹, Jaeeun Kim¹, Jong-Min Lee¹, Hyuk Jae Kwon¹, Jinkyu Kang¹, Jae-Young Kim¹, Yu Kyung Jung¹, Wooyong Shim¹, Seung Hoon Song¹, Jinha Kim¹, Jaesoo Lee², Dohoon Kim², Junghun Nam², Da-Hee Lee², Hojun Choi², Se-Yeon Kim², Min-Soo Suh², Sangyoon Shin², JinHo Kim², Yanfang Chen³, Hwajin Kim³ Air Science Research Center, Samsung Advanced Institute of Technology, Samsung Electronics Co., Ltd, ²Global Manufacturing&Infra Technology, Samsung Electronics Co., Ltd, ³Department of Environmental Health Sciences, Graduate School of Public Health, Seoul National University

We are focusing on providing a sustainable intelligent FAB environment. Thus, it may be essential to accurately predict and remove airborne molecular contaminants (AMC) which cause defects during manufacturing process. Also, the study for secondary aerosol formation inside and outside of FAB will give insights for sustainable intelligent FAB environment.

11:10 AM

28-5 Modeling 300mm Wafer Fab Carbon Emissions (Invited)

Scotten W Jones¹

¹TechInsights

A carbon emissions model for 300mm wafer fabs is described. The basics of the model calculations and examples of the model outputs are presented. Key challenges to reducing emissions, now, and in the future, are identified.

11:35 AM

28-6 Developing Sustainable Technologies for a more Sustainable Future (Invited)

Serge Nicoleau¹, Jean-Louis Champseix¹, Dominique Tagarian¹, Frederic Boeuf¹, Philippe Quinio¹ STMicroelectronics

In this paper, we present how STMicroelectronics is developing technologies that are key enablers for creating a more sustainable future. These technologies enable our customers to develop responsible applications for safer, greener, and smarter living.

Session 29: Advanced Logic Technology (ALT) - 3D Stacked Transistors

9:00 AM, Grand Ballroom B

Co-Chairs: Lars Liebmann, Intel and Tenko Yamashita, IBM

As lateral scaling, for several decades the primary enabler of VLSI, is becoming increasingly challenging, the semiconductor industry is exploiting dense 3d stacking as an additional path forward. Unlike packaging-based 3d stacking, in which complete chips (or chiplets) are bonded, 'dense 3d stacking' extends integration-based scaling by stacking individual transistors. Complementary field effect transistors (CFETs) stack opposite polarity gate-all-around (GAA) or other transistors vertically to eliminate n-to-p spacing from the cell footprint. While promising substantial transistor density improvement, CFETs come with a substantial increase in process and integration complexity. Alternatively, multiple layers of CMOS circuitry can be sequentially integrated and connected at pitches not achievable in hybrid bonding. This session, containing six papers from industry leaders as well as academia, reviews both monolithic and sequential transistor stacking approaches and addresses integration of CFETs with advanced middle of line (MOL), back side power delivery networks (BSPDN), and heterogeneous transistor optimization.

9:05 AM

29-1 3D Stacked Devices and MOL Innovations for Post-Nanosheet CMOS Scaling (Invited)

Naoto Horiguchi¹, Hans Mertens¹, Thomas Chiarella¹, Steven Demuynck¹, Anne Vandooren², Anabela Veloso³, Marie Garcia Bardon³, Anshul Gupta¹, Giuliano Sisto³, Victor Vega-Gonzalez¹, Zsolt Tokei¹, Serge Biesemans¹, Julien Ryckaert³

¹imec, ²imec, Leuven, Belgium, ³Imec

3D stacked devices without area penalty from device-device space, such as complementary FET (CFET), is promising for post-nanosheet CMOS scaling. New MOL architectures, such as backside power delivery network (BSPDN) or Vertical-Horizontal-Vertical routing style, are required to connect 3D stacked devices without wiring congestions and resistance increase.

9:30 AM

29-2 Demonstration of a Stacked CMOS Inverter at 60nm Gate Pitch with Power Via and Direct Backside Device Contacts

Marko Radosavljevic¹, Cheng-ying Huang¹, Rohit Galatage¹, Munzarin F Qayyum¹, Jami A Wiedemer¹, Evan Clinton¹, David Bennett¹, Hojoon Ryu¹, Nicole K Thomas¹, Patrick Morrow¹, Thoe Michaelos¹, Rambert Nahm¹, Natalie Briggs¹, Anandi Roy¹, Charles C Kuo¹, Sarah Atanasov¹, Susmita Ghose¹, Niels Zussblatt¹, Nitesh Kumar¹, Dincer Unluer¹, Madeleine Beasley¹, Jeffrey Miles Tan¹, Li Huey Tan¹, Matthew Elkins¹, Seda Cekli¹, Richard Hermann¹, Leah Shoer¹, Makram Abd El Qader¹, Umang Desai¹, Trenton Edwards¹, Priyaa Prasad¹, Jeff L Armstrong¹, Mithun Ghosh¹, Yean-An Liao¹, Vadym Kapinus¹, Dhairya Dixit¹, Michael K Harper¹, Phuong Tran¹, Kai Loon Cheong¹, Adnan Fatehi¹, Adedapo A Oni¹, Noel Franco¹, Brian J Krist¹, Matthew V Metz¹, Gilbert Dewey¹, Richard Schenker¹, Mauro J Kobrinsky¹

A device architecture with n-MOS and p-MOS transistors stacked on top of each other is considered a key option to continue scaling in the semiconductor industry. We report experimental demonstrations of scaled devices consist of 3 n-MOS on top of 3 p-MOS nanoribbons with 30nm vertical separation, vertically stacked dual-source/drain epitaxy and dual metal workfunction gate stacks. Moreover, we demonstrate a vertical nanoribbon depopulation process. Finally, by combining 3D stacked CMOS devices with backside power via and direct backside device contacts (BSCON), we demonstrate for the first time fully functional scaled inverters down to contacted poly pitch (CPP) of 60nm.

9:55 AM

29-3 3D sequential integration with Si CMOS stacked on 28nm industrial FDSOI with Cu-ULK iBEOL featuring RO and HDR pixel

Tadeu Mota Frutuoso¹, Valerie Lapras¹, Laurent Brunet¹, Leo Basset¹, Jose Lugo¹, Claire Fenouillet-Beranger¹, Maud Vinet¹, Francois Boulard¹, Yorrick Exbraya¹, Delphine Boutry¹, Olivier Billoint¹, Daphnee Bosch¹, Yves Maneglia¹, Arnaud Peizerat¹, Sylvain Dumas¹, Gilles Sicard¹, Sebastien Kerdiles¹, Joel Kanyandekwe¹, Petros Sideris¹, Vincent Mazzocchi¹, Aurelien Sarrazin¹, Virginie Loup¹, Gaelle Mauguen¹, Christophe Morales¹, Pablo Acosta Alba¹, Viorel Balan¹, Cedric Perrot¹, Julian Sturm¹, C. Euvrard¹, Francois Aussenac¹, A. Janaud¹, J-D Chapon², Marc Guillermet¹, S. Guglieri², F. Bailly², P. Toresani², Frank Fournel¹, Mehdi Mouhdach¹, A. Berthoud¹, L-L. Chapelon², Mickael Ribotta¹, Fabienne Ponthenier¹, Alexandre Magalhaes¹, Jean Michailos², Franck Arnaud², Andreia Cathelin², Julien Arcamone¹, Didier Lattard¹, Xavier Garros¹, François Andrieu¹, Fred Gaillard¹, Perrine Batude¹

¹CEA-Leti, Univ. Grenoble Alpes, France, ²STMicroelectronics, Crolles, France

This work demonstrates for the first time the 3D sequential integration of CMOS over CMOS with advanced metal line levels (28nm Cu + ULK). A bevel contamination wrap module allows the return of the wafer to Front End Of Line (FEOL) environment required for achieving high performance top FET Si CMOS processing. Additionally, the doped poly-Si ground plane introduced enables top FET dynamic back-biasing and effective DC and HF isolation with underlying metal lines. Finally, this 3DSI platform demonstrates functional 3D ring oscillators as well as a pixel with a 3D single exposure flicker-free High Dynamic Range capability.

10:45 AM

29-4 First demonstration of 3-dimensional stacked FET with top/bottom source-drain isolation and stacked n/p metal gate

Jaehyun Park¹, Wukang Kim¹, Sungil Park¹, Jinchan Yun¹, Kyuman Hwang¹, Jinwook Yang¹, Dahye Kim¹, Jae Won Jeong¹, Chuljin Yun¹, Jinho Bae¹, Jejune Park¹, Sam Park¹, Woong Huh¹, Daihong Huh¹, Suk Yang¹, Junghan Lee¹, Jaehoon Seo¹, Ajeong Kim¹, Kyungseok Oh¹, Donggon Yoo¹, Bong Jin Kuh¹, Daewon Ha¹, Yu

Gyun Shin¹, Jaihyuk Song¹ Samsung Electronics

We report world's first demonstration of n- and pMOSFET in 3-Dimensional Stacked FET (3DSFET) with vertically stacked n/p metal gate and isolated source/drain between top and bottom FETs.

11:10 AM

29-5 First Demonstration of Monolithic Self-aligned Heterogeneous Nanosheet Channel Complementary FETs with Matched V_T by Band Alignments of Individual Channels

Chien-Te Tu¹, Wan-Hsuan Hsieh¹, Yu-Rui Chen¹, Bo-Wei Huang¹, Yu-Tsung Liao¹, Wei-Jen Chen¹, Yi-Chun Liu¹, Chun-Yi Cheng¹, Hung-Chun Chou¹, Hao-Yi Lu¹, Cheng-Hsien Hsin¹, Geng-Min He¹, Dong Soo Woo¹, Shee-Jier Chueh¹, C. W. Liu¹

¹National Taiwan University

Monolithic 3D stacked $Ge_{0.9}Sn_{0.1}$ nanosheet and $Ge_{0.75}Si_{0.25}$ nanosheet complementary FETs with multiple P/N junction isolation by in-situ doped CVD epitaxy are experimentally demonstrated. Heterogeneous channels with common single work function metal gate structure are fabricated as a CMOS inverter with the matched V_T and good voltage transfer characteristics.

11:35 AM

29-6 Complementary Field-Effect Transistor (CFET) Demonstration at 48nm Gate Pitch for Future Logic Technology Scaling

Szuya Sandy Liao¹, Lu Yang¹, Tsung-Kai Chiu¹, Wei-Xiang You¹, Ting-Yun Wu¹, Ku-Feng Yang¹, Wei-Yen Woon¹, Wei-De David Ho¹, Zhi-Chang Lin¹, Hsin Yang Hung¹, Jui-Chien Ray Huang¹, Shao-Tse Huang¹, Min-Chang Tsai¹, Chien-Lin Derick Yu¹, Szu-Hua Chen¹, Kuan-Kan Hu¹, Che Chi Shih¹, Yung-Ta Chen¹, Chun-Yu Liu¹, Han-Yu Lin¹, Cheng-Ting Chung¹, Lilin Su¹, Chi-Yu Jack Chou¹, Yu-Tien Shen¹, Chia-Min Chang¹, Yi-Tan Lin¹, Meng-Yu Lin¹, Wei-Cheng Lin¹, Bing-Hung Richard Chen¹, Chin-Shan Hou¹, Fred Lai¹, Xiaomeng Chen¹, Jeff Wu¹, Chung-Kai Lin¹, Yi-Kan Cheng¹, Hua-Tai Lin¹, Yao-Chin Ku¹, S.S. Lin¹, Li-Chung Lu¹, S.M. Simon Jang¹, Min Cao¹

¹Taiwan Semiconductor Manufacturing Company (TSMC)

Abstract— This study establishes the groundwork for an industry-applicable, integrated nanosheet-based monolithic CFET process architecture with a gate pitch of 48nm. By introducing the middle dielectric insolation, inner spacer, and n/p source-drain isolation, the vertically stacked nFET-on-pFET nanosheet transistors yield a survival rate of over 90% and demonstrate high on-state current with low leakage, achieving a healthy six-order of magnitude on/off current ratio. This work sets the stage for further CFET development and paves the way for a practical process architecture that can fuel future logic technology scaling and PPAC advancement.

Session 30: Modeling and Simulation (MS) - Modeling and characterization for DTCO 9:00 AM, Continental 1-3

Co-Chairs: Jing Wang, NVIDIA and Andries Scholten, NXP

This session includes four papers, focusing on various aspects of design-technology co-optimization (DTCO). The session starts with a contribution from Cai (Sun Yat-sen University) on electromigration in backside power delivery networks, which are envisioned for the 2nm node and beyond. The next paper, by Prasad from AMD (invited) stresses the importance of thermal modeling in DCTO for future technologies. The third paper, by Han from the National University of Singapore, presents a new, universal, method to extract contact resistances from experimental data, using dedicated test structures. The session ends with a paper by Davoody (Intel), that uses machine-learning-based algorithms to extract realistic model parameter distributions, accurately describing measured device variability.

9:05 AM

30-1 Electromigration of Backside Power Delivery Networks for PPA-Reliability Tradeoffs at N2 Node

Linlin Cai¹, Yutao Chen¹, Haoyu Zhang¹, Jianwen Lin¹, Binyu Yin¹, Wangyong Chen¹ Sun Yat-sen University

EM reliabilities of BSPDNs using techniques of BPR, TSVM and BSC are comprehensively investigated by proposed electro-thermal-stress fully coupled simulation method. By studying TTF of different BSPDNs and alternative metal materials, valuable insights are gained to mitigate failure risks and enhance EM reliability for PPA-Reliability tradeoffs at N2 node.

9:30 AM

30-2 Paradigm Shift in Semiconductor Technology Scaling Calling for Advancements in Design Modelling (Invited)

Divya Prasad¹, Girish Kini¹, Sriram Chandrasekaran¹, Sudhanva Gurumurthi¹, Amy Novak¹, Tom Burd¹ AMD

Semiconductor manufacturing inventions like back-side power, and 3D stacking at the packaging level have driven continued technology scaling despite the slowdown in dimension scaling. While these inventions show promise for enhancing performance, they have elevated the need for thermal and reliability management to be classified as first-class design issues.

9:55 AM

30-3 A Novel Universal Model for Extracting Specific Contact Resistivity with High Resolution, Strong Variation Immunity, and Simple Fabrication Process

Kaizhen Han¹, Yuye Kang¹, Yue Chen¹, Xiao Gong¹ ¹National University of Singapore

A novel and universal model for extracting specific contact resistivity ($\rho_{\rm C}$) named Nano bridge transmission line method (Nano-BTLM) has been proposed with its effectiveness and accuracy comprehensively validated by both TCAD Sentaurus simulations and experiments. The Nano-BLTM offers several advantages, including the elimination of parasitic resistance ($R_{\rm p}$), simple fabrication process, highly accurate $\rho_{\rm C}$ extraction, strong variation immunity, and universal applicability. It fulfils all the essential requirements for characterizing the state-of-the-art advanced metal/semiconductor contacts. To demonstrate the capabilities of Nano-BTLM, extensive investigations have been carried out using metal/ITO contacts as the test vehicle. The studies encompassed the examination of various contact metals and the impact of annealing.

10:20 AM

30-4 Deep Generative Model for Device Variation Modeling

Amirhossein Davoody¹, Ananda S. Roy¹, Sivakumar P Mudanai¹ Intel Corporation

This study shows for the first time the use of deep generative models to accurately model device variation, addressing the challenge of capturing tail distribution and correlations. Previous research highlights the significance of capturing fine structures in joint parameter distributions for representing electrical measurement distributions.

Session 31: Memory Technology (MT) - MRAM and 2T0C DRAM

9:00 AM, Continental 4

Co-Chairs: Zhiqiang Wei, Avalanche and Shosuke Fujii, Kioxia

This session covers "MRAM and 2T0C DRAM". It consists of seven papers including five on MRAM and two on 2T0C DRAM technology. First paper from Kioxia shows a novel 14nm MTJ design, offering both high-retention and high speed writing of 5ns. Second paper from TSMC discusses the significance of high-speed embedded memory for future high performance computing (HPC) chips for Al application. Third paper presents the advantages of muti-bit SOT-MRAM utilizing VMCA for Last Level Cache. The fourth paper demonstrates Top-pSOT-MRAM structure, integrated with standard STT-MTJ device, simplifies SOT technology implementation.

Avalanche technology has developed an 8Gb STT-MRAM with superior radiation tolerance, offering a high-density, reliable memory solution for next-generation space computing. Next, the Chinese Academy of Sciences successfully realized a vertically stacked 4F2 2T0C DRAM using channel-all-around IGZO FETs. The last presentation shows a novel dual-gate IGZO DRAM, achieving multi-bit storage without adding complexity.

9:05 AM

31-1 14nm High-Performance MTJ with Accelerated STT-Switching and High-Retention Doped Co-Pt Alloy Storage Layer for 1Znm MRAM

Masahiko Nakayama¹, Soichi Oikawa¹, Chikayoshi Kamata¹, Masaru Toko¹, Shogo Itai¹, Rina Takashima¹, Hideyuki Sugiyama¹, Kenji Fukuda¹, Takeo Koike¹, Masumi Saitoh¹, Junichi Ito¹, Katsuhiko Koi¹
¹KIOXIA Corporation

We introduce a new Accelerated STT-switching and High-Retention MTJ using doped Co-Pt alloy MTJ (AccelHR-MTJ). High-retention of >10 years at 90°C and 5ns high-speed writing were demonstrated in our 14nm AccelHR-MTJ based on the design concept established by micromagnetic simulations. This MTJ technology enables high-density 1Znm STT-MRAM toward SCM applications.

9:30 AM

31-2 High-Speed Embedded Memory for Al and High-Performance Compute Yih Wang¹ ¹TSMC

High-speed embedded memory is essential to enable compute efficiency for next generation HPC chip. This paper overviews DTCO innovations in SRAM, digital compute-in-memory architectures, and high-density embedded memory to address performance, energy efficiency and density needs for future Al and HPC computing chips.

9:55 AM

31-3 Ultimate MRAM Scaling: Design Exploration of High-Density, High-Performance and Energy-Efficient VGSOT for Last Level Cache

Mohit Gupta¹, Yang Xiang¹, Fernando Garcia-Redondo¹, Kaiming Cai¹, Dawit Abdi¹, Hsiao-Hsuan Liu^{1,2}, Siddharth Rao¹, Gaspard Hiblot¹, Sebastien Couet¹, Marie Garcia-Bardon¹, Geert Hellings¹
¹imec, ²KU Leuven

The Voltage-Gated Spin-Orbit-Torque is a unique MRAM that enables multi-pillar SOT through voltage-controlled magnetic anisotropy. In this paper, we explore the scaling potential of multi-pillar VGSOT for last-level cache towards A14 node in terms of macro-level power-performance-area, and profile the required device design space based on a hardware-validated compact model.

10:20 AM

31-4 First BEOL-compatible, 10 ns-fast, and Durable 55 nm Top-pSOT-MRAM with High TMR (>130%) Kai-Shin Li^{1,1}, Jia-Min Shieh¹, Yi-Ju Chen¹, Cho-Lun Hsu¹, Chang-Hong Shen¹, Tuo-Hung Hou¹, Chai-Ping Lin², Chih-Huang Lai², Denny D. Tang³, Jack Yuan-Chen Sun⁴

¹Taiwan Semiconductor Research Institute, ²Department of Materials Science and Engineering, National Tsing Hua University, ³Industrial Technology Research Institute, ⁴International College of Semiconductor Technology, National Yang Ming Chiao Tung University

We demonstrated an advanced Top-pSOT-MRAM structure by fabricating the SOT channel electrode on top of a typical STT-MTJ. A Ru metal layer with high etch selectivity is utilized as the etch-stop layer, enabling the connection between the free layer of the MTJ and the Top SOT channel. Therefore, this Top-pSOT-MRAM device, compatible with STT-MRAM, remarkably exhibits a very high TMR of >130%. It thus intrinsically gives 400°C thermal robustness. The field-free SOT switching as fast as <10 ns with STT assisting is obtained with high endurance (10¹¹0 cycles). From R-V_{SOT} curve, the switching current density can be reduced to 74 MA/cm² by increased STT voltage. This Top-pSOT-MRAM device could be scaled to ~55 nm with the thermal

stability factor (Δ) of 62, targeting for one-month retention time with 1ppm error rate. Our demonstrated BEOL-compatible pSOT devices with high endurance, and high retention can provide a new SOT-MRAM technology for computing-in-memory (CIM) applications.

11:10 AM

31-5 Dual QSPI 8Gb STT-MRAM For Space Applications

Zihui Wang¹, Zhiqiang Wei¹, Guanzhong Wu¹, Longqian Hu¹, Mengchun Wu¹, Uday Chandrasekhar¹, Thin Tran¹, Mourad Baraji¹, Jun Li¹, Ebi Abedifard¹, Yiming Huai¹
¹Avalanche Technology

As the demand for advanced memory solutions in space escalates, conventional charge-based memory falls short due to its vulnerability to high-energy particles. The presented STT-MRAM with 8Gb density shows superior radiation tolerance with >125°C 10 years data retention and >10¹⁴ write endurance, demonstrating unrivaled performance capability for applications in space.

11:35 AM

31-6 First Demonstration of Stacked 2T0C-DRAM Bit-Cell Constructed by Two-Layers of Vertical Channel-All-Around IGZO FETs Realizing 4F2 Area Cost

Chuanke Chen¹, Di Geng², Ling Li¹

¹Institute of Microelectronics of the Chinese Academy of Sciences, ²Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China

For the first time, we have realized the vertical-stacked 4F2 2T0C DRAM cell constructed by two-layers of Channel-All-Around (CAA) IGZO FETs. The devices fabrication process is BEOL-compatible with the process temperature ≤250°C. The influences of monolithic stack on 1st layer of devices have been investigated. By optimizing the IGZO-ALD deposition process, 2T0C bit-cell constructed by two CAA IGZO FETs is obtained, and a retention time of 75s has been experimentally verified, as well as good reliability. Our results demonstrate the feasibility of 4F2 2T0C bit-cell based on stacked CAA IGZO FETs for high-density 3D DRAM application.

12:00 PM

31-7 Improved Multi-bit Statistics of Novel Dual-gate IGZO 2T0C DRAM with In-cell V_{TH} Compensation and &[Delta] V_{SN} /&[Delta] V_{DATA} Boosting Technique

Kaifei Chen¹, Zhengyong Zhu² Wendong Lu¹, Menggan Liu¹, Fuxi Liao¹, Zijing Wu¹, Jiebin Niu¹, Bok-Moon Kang¹, Wang Dan², Xie-Shuai Wu², Ming-Xu Liu², Yong Yu², Nan Yang², Gui-Lei Wang², Kan-Yu Cao³, Lingfei Wang¹, Di Geng¹, Nianduan Lu¹, Guanhua Yang¹, Chao Zhao², Arokia Nathan⁴, Ling Li¹ and Ming Liu¹

**Institute of Microelectronics, Chinese Academy of Sciences, **Peiing Superstring Academy of Memory Technology

¹Institute of Microelectronics, Chinese Academy of Sciences, ²Bejing Superstring Academy of Memory Technology, ³ChangXin Memory Technologies, Inc., ⁴Darwin College, Cambridge University

For the first time, one novel dual-gate IGZO DRAM is proposed and demonstrated for multi-bit storage. By this design, 3-bit storage among 25 cells exhibits improved statistical distribution with one order reduction of standard deviation. This work paves the forward way for multi-bit IGZO 2T0C DRAM applications.

Session 32: Reliability Of Systems and Devices (RSD) - FEOL and Memory Reliability 9:00 AM, Continental 5

Co-Chairs: Francesco Puglisi, University of Modena and Reggio Emilia and KyoungChul Jang, SK Hynix

This session focuses on the reliability aspects of front-end-of-the-line and memory devices (e.g., FinFETs, FD-SOI MOSFETs, RRAMs, DRAMs, FeRAMs) related to phenomena associated with dielectric structure and stability, charge trapping and defect generation (e.g., noise, fluctuations, breakdown, phase formation). The session opens with a contributed paper on trap-induced mobility fluctuations in FD-SOI MOSFETs in which the authors propose a methodology to extract both CNF and CMF variability contributions, without analyzing each measurement separately, that can be used also in circuit simulations. The session proceeds with a paper on

flicker noise characterization and modeling in advanced FinFETs: the authors propose a new physical-based model for flicker noise that accounts for multiple noise sources and that can be used to extract the relative contribution of each source from measurements. The third paper proposes an in-depth analysis of TDDB in on-and off-state conditions from DC to high frequency. Results highlight how AC, high-frequency, and low duty cycle waveforms inhibit the IL percolation path formation, which in turn delays the field redistribution that triggers high K degradation, prolonging the device lifetime. Then, an invited paper covers the details of dielectric breakdown in RRAMs and gate stacks, in which hydrogen plasma post-deposition steps are demonstrated to unlock a reverse area scaling trend by which the forming voltage increases at increasing area, beneficial for technology integration. The trend is replicated by a newly proposed statistical modeling approach. The session continues with a paper on the end-to-end reliability characterization of DDR5 DRAMs in which an effective methodology for predicting the intrinsic failure rates <0.01ppm using hundreds of DRAM chips in one wafer is proposed. The session closes with a paper that presents a reliability-robust 256 kbit FeRAM chip with wake-up free, optimized performance, achieved by means of pre-annealing engineering and ozone treatment that promote tensile stress and suppress tetragonal phase formation.

9:05 AM

32-1 Variability of Trap-induced Mobility Fluctuations in Nanoscale Bulk and FD-SOI MOSFETsOwen Gauthier^{1,2}, Sebastien Haendler¹, Quentin Rafhay³, Christoforos Theodorou⁴ ¹ST Microelectronics, ²IMEP-LAHC, ³Grenoble INP / IMEP-LAHC, ⁴CNRS / IMEP-LAHC Low frequency noise (LFN) and random telegraph noise (RTN) are statistically analyzed for 40 nm Bulk and 28 nm FD-SOI MOSFETs. A new model is proposed to directly extract the variability contributions of both carrier number fluctuations (CNF) and correlated mobility fluctuations (CMF), without needing to analyze each measurement separately.

9:30 AM

32-2 Comprehensive Understanding of Flicker Noise in Advanced FinFET Technology: from Noise Sources Separation to Physical-based Modeling

Junjie Wu¹, Pengpeng Ren¹, Chenyang Zhang¹, Yu Xiao¹, Yongkang Xue¹, Yu Li², Xiaolin Wang¹, Lining Zhang², Junhua Liu³, Jianfu Zhang⁴, Runsheng wang³, Zhigang Ji¹, Ru Huang³

¹Shanghai Jiao Tong University, ²Peking University, Shenzhen, ³Peking University, ⁴Liverpool John Moores University

In this paper, a new physical-based model for flicker noise in advanced FinFET technology is proposed based on separation of intertwined noise sources. The proposed separation method can well clarify the sources of flicker noise, enabling the modeling of different components independently. The accuracy of this model is validated by the full-scale bias and size dependencies of flicker noise, as well as its variations. It is observed that ignoring noise sources other than oxide traps can result in an underestimation of approximately 60% under operating condition. The new model is readily to be used with commercial simulators for circuit-level analysis.

9:55 AM

32-3 Unveiling the Impact of High Frequency On-State and Off-State Operation on Gate Dielectric Reliability: A Comprehensive Analysis

Yu-Kai Chang¹, Pei-Chun Liao¹, You Sheng Liu¹, Pin-Shiang Chen¹, Ben Sou¹, Chih-Hua Wang¹, Ting Jui Huang¹, Wen-Hsien Chuang¹, Jen-Hao Lee¹

¹TSMC

In this work, on-state and off-state bias time-dependent dielectric breakdown are studied across DC to AC to mimic real circuit operation. For the first time, investigation of lifetime difference between AC square to sinusoidal waveform is reported. An oxygen vacancy-based simulation model is developed to describe dynamic defect evolution.

10:45 AM

32-4 Reversing a decades-long scaling law of dielectric breakdown for ReRAM forming voltage reduction - Modeling competition among defect generation and annihilation processes (Invited)

Ernest Y. Wu¹, Takashi Ando¹, Paul Jamison¹ IBM Research

In this work, we present and review a physics-based statistical model recently developed for our experimental findings of the *reverse* BD area scaling using hydrogen-plasma-treated HfO2 ReRAM devices, demonstrating no fundamental reason preventing the old scaling law from being reversed or altered, thus providing a solution for ReRAM technology scaling.

11:10 AM

32-5 <1ppm Device to Chip Level Reliability Characterization for High-Density DDR5 DRAMs Namhyun Lee¹, Seonhaeng Lee¹, Gang-jun Kim¹, Youngjun Kim¹, Byoungwook Woo², Young-yun Lee¹, Hakgyun Kim¹, Eunjeong Kim¹, Yunsung Lee¹, Yuchul Hwang², Seungbum Ko¹, Sangwoo Pae¹ Samsung, ²Samsung Electronics

An effective methodology of predicting the failure rates <0.01ppm using DRAM chips in one wafer was produced. Unlike previous methods that predict the statistical distribution with hundreds of test structures, >10⁸ samples at the transistor level were measured for the first time, and the result follows weibull clustering model.

11:35 AM

32-6 A 256 Kbit Hf_{0.5}Zr_{0.5}O₂-based FeRAM Chip with Scaled Film Thickness (sub-8nm), Low Thermal Budget (350°C), 100% Initial Chip Yield, Low Power Consumption (0.7 pJ/bit at 2V write voltage), and Prominent Endurance (>10¹²)

Pengfei Jiang¹, Haijun Jiang², Yang Yang¹, Lu Tai³, Wei Wei¹, Tiancheng Gong¹, Yuan Wang¹, Pan Xu¹, Shuxian Lv¹, Boping Wang¹, Jianfeng Gao¹, Junfeng Li¹, Jun Luo¹, Jianguo Yang^{1,2}, Qing Luo¹, Ming Liu^{1,4}
¹Institute of Microelectronics of Chinese Academy of Sciences, ²Zhangjiang Lab, ³School of Information Science and Engineering, Shandong University, Qingdao, China, ⁴Fudan University

In this work, we successfully resolve the remanent polarization (P_r) degradation issue, which is caused by the thermal budget decreasing and the film thickness scaling of $Hf_{0.5}Zr_{0.5}O_2$ (HZO), and co-integrate the TiN/HZO/TiN capacitors with large initial P_r and low operating voltage in the Back-End-of -Line (BEOL) of 130nm CMOS technology to provide a 256kbit 1T1C FeRAM chip. The chip demonstrates 100% initial chip yield, >150mV sense margin after 10^{12} write cycles, power consumption of 0.7 pJ/bit at 2V write voltage, over 10^{12} endurance and 10 years retention.

Session 33: Sensors, Mems, and Bioelectronics (SMB) - In-Sensor Computing Systems 9:00 AM. Continental 6

Co-Chairs: Man Wong, HKUST and Sheng-Shian Li, National Tsing Hua University

This session includes 5 papers that describe the recent advances of in-sensor computing systems. In the first paper is presented 1-phototransistor-1-threshold switching optoelectronic neuron arrays that can directly sense, compress, encode, and interpret sensory data with ultra-low energy consumption, high recognition accuracy, and nearly zero accuracy loss based on the spiking neuron network. In the second paper is demonstrated a 3-tier integration of laser annealed crystallized Si CMOS circuit, BEOL 2T0C IGZO DRAM-like, and BEOL high photo-gain monolayer MoS2 phototransistor array on a single 8" Si wafer, thus offering a process platform capability of making sensors, circuits, and in-memory computing for smart image sensing systems. In the third paper is reported reconfigurable organic-inorganic hetero-transistors capable of ultrasensitive dim-light sensing and efficient in-sensor convolutional processing. In the fourth paper is reported an efficient point-of-care testing system based on memristor chip, which can support edge computing and realize real-time recognition of medical graphics with an error correction and in-situ recovery module. In the last paper is proposed an electronic nose that transforms raw sensor data into refined low-dimensional data for gas identification using an integrated gas sensor-amplifier merged array and in-memory computing block.

33-1 1-Phototransistor-1-Threshold Switching Optoelectronic Neuron for In-Sensor Compression via Spiking Neuron Network

Rui Wang¹, Fanfan Li², Dingwei Li², Chuanqing Wang², Yingjie Tang², Guolei Liu², Saisai Wang¹, Yong Xie¹, Mohamad Sawan², Xiaohua Ma¹, Bowen Zhu², Min Qiu², Hong Wang¹, Yue Hao¹
¹Xidian University, ²Westlake University

In this work, we demonstrate a 1-Phototransistor-1-Threshold Switching (1PT1TS) optoelectronic neuron with an In_2O_3 PT and NbO_x TS device for continuous-time in-sensor compression paradigm, which can directly sense, compress, encode, and interpret sensory data with ultra-low energy consumption and high recognition accuracy based on the spiking neuron network.

9:30 AM

33-2 3D Monolithically Integrated Device of Si CMOS Logic, IGZO DRAM-like, and 2D MoS₂ Phototransistor for Smart Image Sensing

Feng-Min Lee¹, Po-Hao Tseng¹, Yu-Yu Lin¹, Yu-Hsuan Lin¹, Wei-Lung Weng¹, Nei-Chih Lin², Po-Jung Sung², Chih-Chao Yang², Wen-Fa Wu², Chang-Hong Shen², Po-Han Chen³, Yi-Hsien Lee³, Ming-Hsiu Lee¹, Keh-Chung Wang¹, Chih-Yuan Lu¹

¹Macronix International Co., Ltd., ²Taiwan Semiconductor Research Institute, ³National Tsing Hua University

We proposed a M3D integration technology and constructed a unique platform to enable smart image sensor. This sensor includes 1st tier's 20nm Si FinFETs, 2nd tier's IGZO DRAM-like devices, and the top layer's 5x5 array of MoS₂ TMD phototransistors. All the functional units were fabricated for parallel image signal processing.

9:55 AM

33-3 Ultrasensitive Retinomorphic Dim-Light Vision with In-Sensor Convolutional Processing Based on Reconfigurable Perovskite-Bi₂O₂Se Heterotransistors

Lei Xu¹, Junling Liu¹, Shuo Liu¹, Liangliang Zhang¹, Ming He¹, Ru Huang¹ Peking University

Reconfigurable photosensors with superior bipolar optoelectronic performances based on the MAPbl₃-Bi₂O₂Se heterostructure were experimentally demonstrated for the first time. Analogue MAC operations such as Gaussian, Laplacian, and Inverse operators were successfully implemented in the reconfigurable photosensors, which exhibited outstanding performances on edge in-sensor image processing under dim-light scenes.

10:20 AM

33-4 Point-of-Care Testing (POCT) System based on self-Recovery Memoristor Chip with Low Energy Consuption(1.547 TOPS/W) and High Recognition (1142 fram/s)

Xu Zheng^{1,2}, Lizhou Wu³, Yixuan Liu³, Qiqiao Wu³, Yuanlu Xie¹, Yi Li¹, Jinru Lai^{1,4}, Wenxuan Sun^{1,2}, Danian Dong^{1,2}, Jie Yu⁵, Wenchang Zhang¹, Xiaoxin Xu¹, Ming Liu¹

¹Institute of Microelectronics of the Chinese Academy of Sciences, ²University of the Chinese Academy of Sciences, ³School of Microelectronics, Fudan University, ⁴University of Science and Technology of China, ⁵Fudan University

The Point-of-Care Testing (POCT) system based on image analysis suffers high power consumption, detection delay and lack of privacy security. In this work, we proposed an efficient POCT system based on memristor chip, which can support edge computing and realize real-time recognition of medical graphics. To solve the problem of the decrease of long-term inference accuracy caused by chip degradation, we designed the error correction and in-situ recovery module, which increased the recognition accuracy to 90% after 250 days. Benefit by the high speed and low power consumption of the memristor, the efficiency of POCT system is up to 1.547TOPS/W and the recognition rate is reach to 1142 frames/s.

33-5 New Gas Identification Method Using Gas Sensor-Amplifier Merged Array and In-Memory Computing-Based Preprocessing

Gyuweon Jung¹, Jaehyeon Kim¹, Yujeong Jeong¹, Jinwoo Park¹, Wonjun Shin¹, Woo Young Choi¹, Jong-Ho Lee¹

¹Seoul National University

We present a novel gas identification method using a sensor-amplifier merged array and in-memory computing-based preprocessing. The sensing signals are preprocessed in the AND-type nonvolatile memory array and converted into refined data. Owing to well-refined data specific to the gas type, the system can accurately identify gas type and concentrations.

Session 34: Power, Microwave/Mm-Wave and Analog Devices/Systems (PMA) - High Frequency and Cryogenic RF Devices

9:00 AM. Continental 7-9

Co-Chairs: Troy Olsson, University of Pennsylvania and Pascal Chevalier, STMicroelectronics

This session includes 6 papers that describe either methods for scaling to devices to higher frequency or optimization for operation at cryogenic temperatures. The first paper by Zheng and Zhang of the Shanghai Institute of Microsystem and Information Technology details high performance lithium niobate on silicon carbide surface acoustic wave filters operating in the 5G NR and WiFi 6 bands. The second paper, by Garros from CEA-Leti, presents a drain extended SOI MOS transistor for applications in mm-wave PAs. The first of three papers on cryogenic electronics is given by Berlingard from CEA-Leti and the Univ. Grenoble Alpes and details back biasing methods to optimize performance of FD-SOI transistors at cryogenic temperatures. Jeong from KAIST gives a detailed treatment of the impact of channel thickness on the subthreshold swing of InGaAs HEMT targeted for cryogenic LNAs. Cha from IBM presents on the optimization of InGaAS HEMT ohmic contact resistance at cryogenic temperatures. Finally, Arabhavi from ETH Zurich details the THz characterization of InP/GaAsSb DHBTs demonstrating 1.46 THz fmax at 50K.

9:05 AM

34-1 Miniaturized Dual-Mode SAW Filters using 6-inch LiNbO₃-on-SiC for 5G NR and WiFi 6 Pengcheng Zheng^{1,2}, Shibin Zhang¹, Jin-xu Xu³, Xiaoli Fang^{1,2}, Yang Chen^{1,2}, Kai Huang¹, Dongchen Sui^{1,2}, Xiuyin Zhang³, Xin Ou^{1,2}

¹Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, ²University of Chinese Academy of Sciences, ³School of Microelectronics, South China University of Technology

Low-loss and wide-band SAW filters in the range of 3.3 to 6.3 GHz were demonstrated on 6-inch X-cut LiNbO₃-on-SiC. Further, the dual band SAW filters were demonstrated for the first time within compact footprints. The results show the potential of the dual-mode SAW technology using LiNbO₃-on-SiC for miniaturized and low-cost front ends.

9:30 AM

34-2 A cost effective RF-SOI Drain Extended MOS transistor featuring P_{SAT} =19dBm @28GHz & V_{DD} =3V for 5G Power Amplifier application

Xavier Garros^{1,1}, Alexis Divay², Joris Lacord¹, Ayssar Serhan¹, Thibaud Fache¹, Jasmina Antonijevic³, Sébastien Crémer³, Vincent Knopik³, Alexandre Giry⁴, Ismael Charlet⁴, Rihab Chouk⁵, Anne-Sophie Royet¹, Jérémie Forest³, Nathalie Revil³, Philippe Cathelin³, Pascal Chevalier³, David Roy³, Fred Gaillard¹, Blandine Duriez¹ ¹CEA-Leti, Univ. Grenoble Alpes, ²CEA-Leti, Univ. Grenoble Alpes, France, ³STMicroelectronics, ⁴CEA Leti, Univ. Grenoble Alpes

A high voltage N-type Drain Extended MOS (NDEMOS) in 40nm RFSOI technology is presented for PA application. NDEMOS PA cells exhibit 19.2dBm of P_{SAT} @V_{DD}=3V. With this NDEMOS device, this 300mm SOIMMW technology becomes a very cost-effective platform for Front End modules (FEM)

34-3 RF performance enhancement of 28nm FD-SOI transistors down to cryogenic temperature using back biasing

Quentin Berlingard^{1,2}, Jose Lugo-Alvarez¹, Maryline Bawedin², Vincent Puyal¹, Flavio Bergamaschi¹, Mikaël Cassé¹

¹CEA-Leti, ²IMEP-LAHC

We investigate back-gate bias impact on FD-SOI transistor behavior down to 4.2K, and demonstrate its advantage on RF performances of transistors and circuits for cryoCMOS. Characterizations are presented providing insights on the underlying physics. We defined optimization guidelines and applied it to a Low Noise Amplifier for operation at 4.2K.

10:20 AM

34-4 Impact of the channel thickness fluctuation on the subthreshold swing of InGaAs HEMTs at cryogenic temperature down to 4 K for ultra-low power LNAs

Jaeyong Jeong¹, Jongmin Kim², Jisung Lee³, Yoon-Je Suh¹, Nahyun Rheem¹, Seong Kwang Kim^{1,1}, Juhyuk Park¹, Bong Ho Kim¹, Joon Pyo Kim¹, Seung-Young Park³, Sanghyeon Kim¹
¹KAIST, ²KANC, ³KBSI

In this work, for the first time, we present and analyze the saturation mechanism in cryogenic InGaAs HEMTs. A novel interpretation of the phenomenon is proposed, predicated on the disorder resulting from potential fluctuations in the channel, attributable to the variability in channel thickness. We have discovered that the extent of potential fluctuation, induced by the fluctuation in channel thickness, differs according to the channel structure, which subsequently influences the degree of disorder. This understanding could lead to better design and operation of devices, particularly in the field of LNA for quantum computing.

11:10 AM

34-5 Cryogenic InGaAs HEMTs with Reduced On-Resistance using Strained Ohmic Contacts Eunjung Cha¹, Alberto Ferraris¹, Peter Mueller¹, Hung-Chi Han², Daniele Caimi¹, Marilyne Sousa¹, Christian Enz², Cezar Bogdan Zota¹

¹IBM Research Europe, ²Swiss Federal institute of Technology Lausanne (EPFL)

We have demonstrated InGaAs HEMTs with cryo-optimized tensile strained Ohmic contacts, for low-power qubit readout. The HEMTs achieved a record-low value of $R_{\rm C}$ of 30.6 $\Omega \cdot \mu$ m, $R_{\rm ON}$ of 290 $\Omega \cdot \mu$ m, and the noise indication factor, $\sqrt{I_{\rm DS}/g_{\rm m}}$, of 0.18 $\sqrt{\rm Vmm/S}$, at the lowest power consumption reported in cryogenic low-noise HEMTs.

11:35 AM

34-6 THz InP/GaAsSb DHBTs with Record f_{AVG} =800 GHz: Characterization to 330 GHz

Akshay Kumar Mahadev Arabhavi¹, Marina Deng², Filippo Ciabattini¹, Sara Hamzeloui¹, Tamara Saranovac¹, Rimjhim Chaudhary¹, Mojtaba Ebrahimi¹, Olivier Ostinelli¹, Cristell Maneux², Colombo Bolognesi¹ ¹ETH Zurich, ²University of Bordeaux

We report the first independent characterization of THz "Emitter-Fin" double heterojunction bipolar transistors (DHBTs) up to 330GHz. An f_T/f_{MAX} =0.53/1.21THz was achieved, corresponding to a record f_{AVG} =(f_T/f_{MAX})^{0.5}=800GHz for HBTs. Further, we show cryogenic characterization of a THz-HBT with a record f_T/f_{MAX} =0.57/1.46THz at 50K for a 1.84 μ m² DHBT.

Session 35: Memory Technology (MT) - Charge-Based Memories

1:30 PM, Grand Ballroom A

Co-Chairs: Maarten Rosmeulen, IMEC and Wanki Kim, Samsung

This session includes 7 papers on the topic of charge-based memories. The first invited paper discusses the status and novel ways to achieve >1000 layers in 3D NAND Flash. The second paper describes a high-performance 3D Flash memory based on CMOS Directly Bonded to Array (CBA). The third paper presents a

new read-retry scheme to reduce bit error rates in NAND Flash memories. The next two papers discuss advantageous charge trapping effects in ferro-electric FETs. The subsequent paper employs modeling to address plasma induced damage in NAND Flash technologies. The last paper provides a comprehensive study of NBTI and off-state reliability in DRAM technology.

1:35 PM

35-1 Fundamental Issues in VNAND Integration Toward More Than 1K Layers (Invited) Jeehoon Han¹

¹Samsung Electronics

In a vertical NAND (VNAND) integration, which has the characteristic of increasing height, several major problems caused by height will be pointed out, and general approaches so far to solve them and new directions for the future will be presented.

2:00 PM

35-2 High Peformance 3D Flash Memory with 3.2Gbps Interface and 205MB/s Program Throughput based on CBA(CMOS Directly Bonded to Array) Technology

Shigeki Kobayashi¹, Kenji Tashiro¹, Youichi Minemura¹, Kohei Nakagami¹, Koji Arita¹, Takashi Oohashi¹, Kota Funayama², Hisaya Sakai², Mitsuteru Mushiga², Kenichi Okabe², Yoshihiro Kanno², Satoshi Shimizu², Eiichi Fujikura², Akihiro Nakae², Kensuke Yamaguchi², Hideyuki Yamawaki¹, Kazuaki Nakajima¹, Mitsuru Sato¹ ¹Kioxia Corporation, ²Western Digital Corporation

We report advantages of using CMOS directly bonded to array technology in 3D flash memory. Improvements in interface speed, operation latency, and memory cell reliability are explored based on experimental and simulated data from 218-word-line stacked structures. A chip architecture to achieve bit density of over 18Gb/mm² is also discussed.

2:25 PM

35-3 A Target-Read Retry Scheme for 3D Charge Trap NAND Flash Memory

You-Liang Chou¹, C.C. Lu¹, Wen-Jer Tsai¹, T.C. Lu¹, K.C. Chen¹, Chih-Yuan Lu¹ Macronix International Co., Ltd.

We propose a target-read retry (TRR) scheme to reduce bit error rate (BER) beyond the conventional readretry method. A simple neighboring pattern recognition technique is disclosed due to the unique neighboring data pattern dependence of cells. 38% BER reduction and 3X retention time extension are achieved by the TRR scheme.

2:50 PM

35-4 Comprehensive Design Guidelines of Gate Stack for QLC and Highly Reliable Ferroelectric VNAND

Suhwan Lim¹, Taeyoung Kim¹, Ilho Myeong¹, Sanghyun Park¹, Suseong Noh¹, Seung Min Lee¹, Jongho Woo¹, Hanseung Ko¹, Youngji Noh¹, Moonkang Choi¹, Kiheun Lee¹, Sangwoo Han¹, Jongyeon Baek¹, Kijoon Kim¹, Juhyung Kim¹, Dongjin Jung¹, Kwangsoo Kim¹, Sijung Yoo¹, Hyun Jae Lee¹, Seung-Geol Nam¹, Ji-Sung Kim¹, Jaewoo Park¹, Chaeho Kim¹, Seunghyun Kim¹, Hyoseok Kim¹, Jinseong Heo¹, Kwangmin Park¹, Sanghun Jeon², Wanki Kim¹, Daewon Ha¹, Yu Gyun Shin¹, Jaihyuk Song¹

¹Samsung electronics, ²KAIST

For the first time, a comprehensive guideline is proposed for a gate stack design of ferroelectric vertical NAND (Fe-VNAND), based on in-depth analytical modeling and experiments.

3:40 PM

35-5 High-Endurance FeFET with Metal-Doped Interfacial Layer for Controlled Charge Trapping and Stabilized Polarization

Kunifumi Suzuki¹, Kiwamu Sakuma¹, Yoko Yoshimura¹, Reika Ichihara¹, Kazuhiro Matsuo¹, Daisuke Hagishima¹, Makoto Fujiwara¹, Masumi Saitoh¹
¹Kioxia Corporation

We demonstrate the improvement of memory window (> 2V) and endurance (10⁷ cycles) by controlling the interfacial trap charges in Si-channel HfO-FeFET. By introducing metal traps into the channel-side interfacial layer (IL), the IL degradation during cycling is suppressed, and the ferroelectric phase of HfO on the IL is stabilized.

4:05 PM

35-6 A Noble Design Methodology to Minimize Plasma Induced Damage Using a Distributed Network Model in VNAND Flash Memory

Se Hoon Lee¹, Junghwan Um¹, Kanglib Kim¹, Kyoungseo Lee¹, Seongpil Chang¹, Jaeshin Lee¹, Hunhee Han¹, Sungil Cho¹, Junhee Lim¹, Minchul Park¹, Sunghoi Hur¹
¹Samsung Electronics Co.

In this study, we successfully explained the By-pass Via(BVia) burnt phenomenon in VNAND Flash memory. We also proposed a novel methodology to optimize BVia arrangement using a distributed resistor network model, which resulted in damage-free BVia arrangement at the product level.

4:30 PM

35-7 Comprehensive Study of NBTI and Off-State Reliability in Sub-20 nm DRAM Technology: Trap Identification, Compact Aging Model, and Impact on Retention Degradation

Zixuan Sun¹, Puyang Cai¹, Jiahao Song¹, Da Wang², Zhuyou Liu³, Longda Zhou², Tianxiang Zhu¹, Yongkang Xue², Yong Liu², Zirui Wang¹, Junwei Luo³, Huixiong Deng³, Yuan Wang¹, Zhigang Ji², Runsheng wang¹, Ru Huang¹

¹Peking University, ²Shanghai Jiao Tong University, ³Chinese Academic of Science

For the first time, we clarify the origin of NBTI traps in thick gate oxide HKMG DRAM peripheral transistors by determining their energy levels and relaxation energy distributions. Meanwhile, we systematically study OSD of DRAM for the first time in HKMG devices, presenting a different degradation result from SiON devices, and propose a new OSD mechanism. We develop compact aging models from trap-based approach that can accurately predict degradation and facilitate decoupling analysis of aging components. Finally, we discuss the impact of Sub Wordline Driver (SWD) aging on retention degradation.

Session 36: Neuromorphic Computing (NC) - Novel Computing Accelerators

1:30 PM, Grand Ballroom B

Co-Chairs: Vineet Agrawal, Infineon and Sapan Agarwal, Sandia

This session showcases cutting edge research to create novel computing accelerators. We start with an innovative approach to solving sparse regularized linear regression using HfWO_x/VO_y based neurons. Next, we see an array level demonstration of a closed-loop circuit to accelerate the solution of problems with high complexity, such as matrix inversion with typical O(N^3) complexity with O(1) time. Subsequently, we will see how novel devices can be used to implement squared Euclidean distance for clustering and then how ternary multipliers can be used for computing polynomial functions. Finally, we hear about an innovative approach to solving optimization problems based on content addressable memory.

1:35 PM

36-1 An Ultrafast (< 200 ns) Sparse Solution Solver made by HfWO_x/VO_y Threshold Tunable Neurons Zirui Chen¹, Yue Zhou², Hanxi Xu¹, Yaoyao Fu¹, Yi Li^{1,3}, Yuhui He⁴, Daniele lelmini⁵, Xiangshui Miao¹ Huazhong University of Science and Technology, ²Department of Applied Physics, The Hong Kong Polytechnic University, Kowloon, Hong Kong, China, ³Hubei Yangtze Memory Laboratories, ⁴School of Integrated Circuits, Huazhong University of Science and Technology, ⁵Politecnico Milano

A threshold tunable (V_{th}) neural component based on HfWO_x/VO_y compound-layer memristor was developed showing ultra-fast device switching speed (\sim 30ns) and based on it a one-step sparse solution solver was constructed with solution time <200ns for linear regression problems, which is 10^4 faster than CMOS ASIC scheme.

2:00 PM

36-2 An SRAM-based reconfigurable analog in-memory computing circuit for solving linear algebra problems

Piergiulio Mannocci¹, Enrico Melacarne¹, Andrea Pezzoli¹, Giacomo Pedretti², Corrado Villa¹, Flavio Sancandi¹, Umberto Spagnolini¹, Daniele Ielmini¹

¹Politecnico di Milano, ²Hewlett Packard Labs

Closed-loop analog in-memory computing (AIMC) has attracted strong interest to accelerate solution of high-complexity problems by overcoming the memory wall. This work presents a reconfigurable AIMC-testchip capable of solving inverse problems with O(1) time. The circuit is experimentally validated on two real-world applications, namely massive multiple-input multiple-output and Kalman filter.

2:50 PM

36-3 Power-Efficient Clustering Using Programmable V_T FETs in Neuromorphic Architectures Siddharth Barve¹, Nicholas Haehn¹, Connor Socolik^{1,1}, Aaron Ruen¹, Joshua Mayersky¹, Amber Reed^{2,2}, Kevin Leedy², Rashmi Jha¹

¹University of Cincinnati, ²Air Force Research Laboratory

Existing Deep Neural Network (DNNs) implementations exceed power and time budgets of many applications. Additionally, DNN accelerators are supervised, highly specialized, and focus on multiply-and-accumulate operations. This work proposes a novel ultra-fast low power unsupervised neuromorphic architecture integrating programmable threshold voltage transistors for clustering using squared Euclidean distance.

3:15 PM

36-4 Hybrid-Domain In-Memory Polynomial Acceleration based on 40nm RRAM Multi-Core Chip for Machine Vision Calibration

Lin Bao^{1,2}, Zongwei Wang¹, Qishen Wang¹, Yuhang Yang¹, Yi Gao¹, Linbo Shan¹, Jingwei Sun¹, Yunfan Yang¹, Haisu Zhang¹, Cuimei Wang¹, Han Xiao¹, Le Ye¹, Ao Guo³, Ling Shen³, Wenbing Gu³, Gaoming Feng³, Chen Li³, Shoumian Chen³, Yuhang Zhao³, Shanguo Huang², Yimao Cai¹, Ru Huang¹

¹Peking University, ²Beijing University of Posts and Telecommunications, ³ICRD

A novel hybrid-domain in-memory polynomial computing is proposed and experimentally demonstrated using 40nm RRAM chip with 30 integrated four-quadrant ternary multiplier arrays to realize high-order parallel polynomial matrix-vector computation, demonstrating software-comparable calibration of lens distortion with high calibration throughput (158Mpixels/s) and energy-efficiency (3.81Gpixels/W).

3:40 PM

36-5 Zeroth and higher-order logic with content addressable memories (Invited)

Giacomo Pedretti¹, Fabian Böhm¹, Mohammad Hizzani², Tinish Bhattacharya³, Pedro Bruel¹, John Moon¹, Sergey Serebryakov¹, Dmitri Strukov³, John Paul Strachan², Jim Ignowski¹, Thomas Van Vaerenbergh¹, Ray Beausoleil¹, Masoud Mohseni¹

¹Hewlett Packard Labs, ²Peter Grünberg Institut (PGI-14) and RWTH Aachen University, ³UC Santa Barbara

We demonstrate how to use Content Addressable Memories (CAMs) for asserting and solving zeroth order and higher-order logic. We demonstrate a \sim 6.5× lower area and \sim 4× lower energy per search and up to 175× faster time-to-solution for problems with 150 variables compared with memristor based Hopfield Neural Networks.

1:30 PM, Continental 1-3

Co-Chairs: Xiuling Li, UT Austin and Paul Grudowski, NXP

This session highlights recent advances in alternative CMOS devices, including BEOL-compatible Amorphous Oxide Semiconductors (AOS) and Si Tunnel FETs for ultra-low-leakage. The first paper from National Yang Ming Chiao Tung University demonstrates an ultra-thin InSnZnO channel with 66.4mV/dec SS and low DIBL of 22mV/V. The second paper from Purdue reports record-low contact resistance to the In2O3 transistor by manipulating the charge neutrality level in Ni contacts. In the third paper from Georgia Tech, W-doped indium oxide (IWO) power FET BEOL compatibility is demonstrated for use in Heterogeneous 3D ICs. The next paper from Peking University reports record high drive currents along with low SS of 66mV/dec in gate-all-around IGZO nanosheet transistors. The last AOS paper in the session from Purdue focuses on thermal resistance and thermal capacitance scaling with channel length of In2O3 transistors. The final paper from Southeast University demonstrates a tunnel FET CMOS integration on a 300mm foundry platform for ultra-low-leakage MCU applications.

1:35 PM

37-1 First Demonstration of Highly Scaled Atomic Layer Deposited Ultrathin InSnZnO Channel Thin Film Transistor Exhibiting Superior Electrical Characteristics

Yan-Kui Liang¹, Jun-Yang Zheng¹, Yu-Lon Lin¹, Yu Chen¹, Kuan-Lun Chen¹, Dong-Ru Hsieh¹, Li-Chi Peng¹, Ching-Hua Chiu¹, Yu-Cheng Lu¹, Tsung-Te Chou², Chi-Chung Kei², Chun-Chieh Lu³, Huai-Ying Huang³, Yu-Ming Lin³, Yuan-Chieh Tseng¹, Tien-Sheng Chao¹, Edward Yi Chang¹, Chun-Hsiung Lin¹
¹National Yang Ming Chiao Tung University, ²Taiwan Instrument Research Institute, ³Taiwan Semiconductor Manufacturing Company

For the first time, we successfully demonstrated scaled AOS TFTs featuring ultrathin 1.8 nm-thick ALD-deposited a-ITZO channel. The a-In_{0.83}Sn_{0.11}Zn_{0.06}O TFT with L_{ch}= 40 nm stands out with a remarkably low DIBL value of 22 mV/V and a low SS of 66.4 mV/dec, surpassing most reported performances of quaternary AOS TFTs.

2:00 PM

37-2 Record-Low Metal to Semiconductor Contact Resistance in Atomic-Layer-Deposited In₂O₃ TFTs Reaching the Quantum Limit

Chang Niu¹, Zehao Lin¹, Zhuocheng Zhang¹, Pukun Tan¹, Mengwei Si¹, Zhongxia Shang¹, Yizhi Zhang¹, Haiyan Wang¹, Peide D Ye¹

¹Purdue university

We demonstrate the record-low metal-to-semiconductor contact resistance R_c =23.4 $\Omega\mu$ m at n_{2D} =5.0×10¹³cm⁻² (reaching the quantum limit) in atomic-layer-deposited In_2O_3 thin-film-transistors with back-end-of-line (BEOL) compatibility, enabled by the interfacial donor-like-trap-induced negative Schottky barrier. The ultra-low contact resistivity (ρ_c =1.3×10⁻⁹ Ω cm²) and current-transfer-length (LT=2nm) position In_2O_3 as a highly promising candidate for ultra-scaled, high-performance BEOL transistors.

2:25 PM

37-3 BEOL Compatible Oxide Power Transistors for On-Chip Voltage Conversion in Heterogenous 3D (H3D) Integrated Circuits

Sunbin Deng¹, Jungyoun Kwak¹, Junmo Lee¹, Khandker Akif Aabrar¹, Tae-Hyeon Kim¹, Sharadindugopal Kirtania¹, Gihun Choe¹, Chengyang Zhang¹, Wantong Li¹, Omkar Phadke¹, Shimeng Yu¹, Suman Datta¹ Georgia Institute of Technology

To support vertical power delivery network in H3D stacked system, we developed high-voltage BEOL compatible IWO power transistors and superlattice capacitors. Based on our device technologies, simulated BEOL DC-DC converter allowed efficient voltage conversion in a multi-tier H3D transformer accelerator with multi-domains: logic (0.75V), eDRAM (1.5V) and FeFET (3V).

3:15 PM

37-4 First Demonstration of Sequential Integration for Stacked Gate-All-Around a-IGZO Nanosheet Transistors with Record $I_d = 2.05 \text{ mA/\&[mu]m}$, $g_m = 1.13 \text{ mS/\&[mu]m}$ and Ultralow SS = 66 mV/dec

Qijun Li^{1,2}, Wenjie Zhao², Qianlan Hu¹, Chengru Gu², Shenwu Zhu^{1,2}, Honggang Liu², Ru Huang¹, Yanqing Wu¹ Peking University, ²Huazhong University of Science and Technology

We provide first demonstration of high-performance stacked gate-all-around (GAA) a-IGZO nanosheet field-effect transistors (NSFET). A record-high g_m of 1.13 mS/ μ m at V_{ds} =1.5 V, ultralow SS of 66 mV/dec and record-high on-state current of 2.05 mA/ μ m at V_{ds} =1 V are demonstrated with excellent on/off ratio > 10¹¹.

3:40 PM

37-5 First Determination of Thermal Resistance and Thermal Capacitance of Atomic-Layer-Deposited In₂O₃ Transistors

Jian-Yu Lin¹, Zhuocheng Zhang¹, Sami Alajlouni¹, Pai-Ying Liao¹, Zehao Lin¹, Chang Niu¹, Ali Shakouri¹, Peide D Ye¹

¹Purdue University

In this work, we determined the thermal resistance (R_{TH}) and the thermal capacitance (C_{TH}) of atomic-layer-deposited In_2O_3 field-effect transistors for the first time using a thermo-reflectance imaging system. Through the extracted R_{TH} and C_{TH} , the heat dissipation capability of In_2O_3 transistors is found to be related to the device geometry.

4:05 PM

37-6 A Sub-100nA Ultra-low Leakage MCU Embedding Always-on Domain Hybrid Tunnel FET-CMOS on 300mm Foundry Platform

Yaoru Hou¹, Kaifeng Wang², Chenxing Liu-Sun¹, Jianfeng Hang², Xinfang Tong¹, Chunyu Peng³, Yongqin Wu⁴, Ye Ren⁴, Weihai Bu⁴, Xin Si¹, Bo Liu¹, Xiulong Wu³, Jun Yang¹, Hao Cai¹, Qianqian Huang², Ru Huang²
¹Southeast University, ²Peking University, ³Anhui University, ⁴Semiconductor Technology Innovation Center (Beijing) Corporation

This work firstly demonstrates a microcontroller-unit (MCU) based on 55nm TFET-CMOS hybrid 300mm foundry platform. By utilizing the record high I_{ON}/I_{OFF} ratio of the dopant segregation TFET, a 1Kbit TFET-SRAM is implemented in MCU always-on domain. Experimental results show that TGG-SRAM and TFET-MCU obtain order of magnitude standby power reduction.

Session 38: Power, Microwave/Mm-Wave and Analog Devices/Systems (PMA) - Wide Bandgap Devices for Power and RF Applications

1:30 PM, Continental 4

Co-Chairs: Cezar Zota. IBM and Andrei Vescan. RWTH Aachen

This session covers recent developments in wide bandgap materials for RF and high-frequency power applications. The first paper from Xidian University sets a new benchmark for power density at X- and Ka-band with 33.1 W/mm and 14.6 W/mm respectively achieved with 150 nm gate length AlGaN/GaN HEMTs on SiC substrates. Moving to 200mm diameter Si substrates, CEA Leti presents optimized AlN/GaN MISHEMT with an in-situ SiN gate dielectric showing impressive 6.6 W/mm at 26GHz with a PAE of 41.1%. The immense promise of this device structure is confirmed by the equally impressive results originating from imec, with ft/fmax of 80 GHz/190 GHz achieved with 200nm gate length devices and excellent power performance. This is followed by Xidian University with a b-Ga2O3 RF MOSFET on SiC substrate with 30% power-added efficiency and ft/fmax of 27.6/57 GHz. Next, a millimeter-wave GaN impact ionization avalanche transit-time diode oscillator operating at Ka-band is demonstrated by Stanford. Finally, the session concludes with an invited paper by Prof. Mohammad Samizadeh Nikoo from ETH Zürich on a novel metadevice concept based on microscopic manipulation of RF electric fields, with applications within future telecommunication technologies.

38-1 Record Power Performance of 33.1 W/mm with 62.9% PAE at X-band and 14.4 W/mm at Ka-band from AlGaN/GaN/AlN:Fe Heterostucture

Ling Yang¹, Fuchun Jia¹, Hao Lu¹, Bin Hou¹, Meng Zhang¹, Jiale Du¹, Qingyuan Chang¹, Longge Deng¹, Qian Yu¹, Shiming Li¹, Mei Wu¹, Xiaohua Ma¹, Yue Hao¹

¹Xidian University

In this work, we present ultra-high power performance achieved by AlGaN/GaN/AlN:Fe device at X- and Kaband. The device achieved record P_{out} of 33.1 W/mm and peak PAE of 62.9% at 10 GHz for power and PAE-tuned. The scaled-down device delivers a maximum P_{out} up to 14.4 W/mm at 30 GHz.

2:00 PM

38-2 High Performance mmWave AIN/GaN MISHEMTs on 200 mm Si Substrate

Sachin Yadav¹, Alireza Alian¹, Rana ElKashlan^{1,2}, Barry J O'Sullivan³, Ahmad Khaled¹, Babak Kazemi Esfeh¹, Uthayasankaran Peralagu¹, Sourish Banerjee¹, Bertrand Parvais^{1,2}, Nadine Collaert¹ ¹imec, ²VUB, ³IMEC

We demonstrate high performance AIN/GaN MISHEMTs on 200 mm Si substrate grown using MOCVD. We systematically studied the trade-off between RF small- and large-signal performance on scaling AIN and in-situ SiN gate dielectric thicknesses. A record large-signal performance at 28 GHz is achieved.

2:25 PM

38-3 6.6W/mm 200mm CMOS compatible AIN/GaN/Si MIS-HEMT with in-situ SiN gate dielectric and low temperature ohmic contacts

Erwan Morvan¹, Yveline Gobil¹, Fanny Morisot¹, Jérôme Biscarrat¹, Matthew Charles¹, Jose Lugo¹, Alexis Divay¹, Mohammed Medbouhi¹, Ismael Charlet¹, Julien Delprato¹, Pascal Scheiblin¹, Bledion Rrustemi¹, Alexandre Giry¹, Ayssar Serhan¹, Simon Ruel¹, Patricia Pimenta-Barros¹, Fabien Laulagnet¹, Stephane Minoret¹, Arnaud Anotta¹, Thierry Billon¹, Blandine Duriez¹

¹CEA Leti

Development of 200mm CMOS compatible SiN/AlN/GaN/Si MIS-HEMT process for Ka-band PAs with soft gate process, in-situ SiN gate dielectric, low temperature ohmic contacts, low RF losses and GaN:C back-barrier. $2x50\mu m$ devices with Lg=150nm show Ft/F_{MAX} of 81/173GHz and competitive performance with GaN/SiC at V_{DD} =20V with PAE/PSAT =41%/6.6W/mm at 28 GHz.

2:50 PM

38-4 1.1 A/mm &[beta]-Ga₂O₃-on-SiC RF MOSFETs with 2.3 W/mm P_{out} and 30% PAE at 2 GHz and f_T/f_{max} of 27.6/57 GHz

Min Zhou¹, Hong Zhou¹, Sen Huang², Mengwei Si³, Yuhao Zhang⁴, Tiantian Luan², hongqing Yue¹, kui dang¹, chenlu wang¹, zhihong liu¹, Jincheng Zhang¹, Yue Hao¹

¹Xidian University, ²Institute of Microelectronics of Chinese Academy of Sciences, ³Shanghai Jiao Tong University, ⁴Virginia Polytechnic Institute and State University

This work innovatively combines the β -Ga₂O₃-on-SiC material platform, highly-doped β -Ga₂O₃ channel, and a T-gate with field plate, which allows for a concurrent realization of high I_{D,max}=1.1A/mm, high f_T/f_{max}=27.6/57GHz, CW P_{out}/PAE= 2.3W/mm/30%@2 GHz, 1.5W/mm/25%@3 GHz, 1.3W/mm/17%@5 GHz and 0.7 W/mm/7%@8 GHz, setting several new records in β -Ga₂O₃ RF power transistors.

3:40 PM

38-5 Demonstration of Millimeter-Wave GaN IMPATT Oscillator at Ka-band

Zhengliang Bian¹, Avery Marshall², Cheng Pao², Tracy Lee², Srabanti Chowdhury¹ Stanford University, ²QuinStar Inc

A GaN IMPATT oscillator operated at Ka-band is demonstrated for the first time. The diodes adopted a single-drift-region p⁺-n structure grown on native GaN substrates. A beveled mesa etch with SiO₂ sidewall passivation

enabled robust avalanche breakdown and high current capabilities in the devices. To minimize the series resistance, the substrate was thinned down to 100 µm. The avalanche was preserved in the diodes after the substrate thinning. RF oscillation characterization was performed in a microstrip cavity circuit. An oscillation up to 38.0 GHz was achieved at a biasing current density of 10.2 kA/cm² with a peak output power of 7 dBm.

4:05 PM

38-6 High-Performance GaN Electronic Metadevices: Towards 6G Telecommunications (Invited) Mohammad Samizadeh Nikoo¹, Boce Lin¹, Yuqi Liu¹, Hua Wang¹ 10 has left information. To the legt word Electrical Engineering. ETLL 7 inches

¹School of Information Technology and Electrical Engineering, ETH Zürich

Electronic metadevice is a new concept in which microscopic manipulation of radiofrequency fields results in exceptional device properties. We demonstrate critical experiments on high-speed GaN electronic metadevices, with cutoff frequency of 10 THz, which showcase their potential for future telecommunication circuits. We realized monolithically-integrated switches achieving low insertion-loss (~3 dB) and high isolation (~15 dB) at terahertz frequencies. A highly-linear operation at high-power densities above 6 W/mm with input-third order-intercept-point of 150 W/mm, was shown. We also demonstrate frequency-doublers with conversion gains approaching the theoretical limit of an ideal diode, and broad-band frequency up-conversion of 10-Gbps QPSK signals into mm-wave band.

Session 39: Emerging Device and Compute Technology (EDT) - BEOL Compatible Technologies 1:30 PM, Continental 5

Co-Chairs: Hyejung Choi, SK-Hynix and Tomonari Yamamoto, Tokyo Electron Ltd.

This session includes 6 papers that describe recent advances in BEOL compatible technologies for logic memory, BEOL transistors and RF devices. The first paper, by Shuhan Liu of Stanford University, guidelines for oxide semiconductor transistor co-designed for gain cell memory on the logic platform. The second paper, by T. Sriman of Stanford University (Invited), describes recent advances and challenges of their N3XT 3D Technology Foundations targeting 1,000× system-level Energy Delay Product benefit. The third paper, by S. Van Beek of imec, demonstrates a path towards maximizing efficiency in SOT-MRAM. The fourth paper, by H. Suhail of University of California, Los Angeles, demonstrates the first integration of the VC-MTJ device with CMOS and explored its array level performance. Through this demonstration, the potential of VC-MRAM / MeRAM as an upcoming high density and energy efficient embedded memory will also been shown. The fifth paper, by Xin Wang of Peking University, demonstrates high-performance monolayer WSe2 pFETs based on BEOL compatible growth and fabrication without transfer, providing a new pathway for 2D TMDC CMOS circuit with integration capability. The sixth paper, by Qianlan Hu of Peking University, demonstrates record high cutoff frequency up to 48 GHz in top-gate ITO transistors on SiC substrate proving the potential in highly reliable logic and radio-frequency applications toward 3D monolithic integration.

1:35 PM

39-1 Gain Cell Memory on Logic Platform – Device Guidelines for Oxide Semiconductor Transistor Materials Development

Shuhan Liu¹, H.-S. Philip Wong¹, Koustav Jana¹, Kasidit Toprasertpong¹, Jian Chen¹, Qi Jiang¹, Sumaiya Wahid¹, Shengjun Qin¹, Wei-Chen Chen¹, Zheng Liang²

¹Stanford University, ²University of California, Berkeley

This work starts with memory macro simulation and establishes guidelines for oxide-semiconductor(OS) transistor co-designed for gain-cell memory on the logic platform. ALD ITO FET is chosen to balance retention time with memory bandwidth. The experimentally optimized device has low off-current 2×10^{-18} A/µm, high oncurrent 26.8μ A/µm. OS/hybrid gain-cell memory macro simulated using this optimized device operates at V_{DD}=0.9V, has $480,000\times$ retention, $1.5\times/4.1\times$ frequency compared with Si gain-cell, and $0.5\times/0.98\times$ frequency of SRAM. Hybrid OS-Si gain-cell has $3\times$ density of SRAM, and OS-OS gain-cell has $N*1.15\times$ density of SRAM with N-layer of 3D stacking. DNN simulation shows $\sim50\%$ reduction in execution time due to larger on-chip memory capacity.

2:00 PM

39-2 N3XT 3D Technology Foundations and Their Lab-to-Fab: Omni 3D Logic, Logic+Memory Ultra-Dense 3D, 3D Thermal Scaffolding (Invited)

Subhasish Mitra¹, Tathagata Srimani¹, Andrew Denis Bechdolt¹, Suhyeong Choi¹, Carlo Gilardi¹, Anna Kasperovich¹, Shengman Li¹, Qing Lin¹, Mohamadali Malakoutian¹, Patrick James McEwen¹, Robert M Radway¹, Dennis T Rich¹, Andrew Yu², Sam Fuller³, Sara Achour¹, Srabanti Chowdhury¹, H.-S. Philip Wong¹, Max Shulaker²

¹Stanford University, ²MIT, ³Analog Devices

N3XT 3D is a disruptive computing systems technology targeting 1,000× system-level Energy Delay Product benefits for abundant-data applications such as Al/machine learning and graph analytics. We present N3XT 3D technology foundations, recent advances and challenges, and successful lab-to-fab transition to industrial facilities.

2:25 PM

39-3 Scaling the SOT track – A path towards maximizing efficiency in SOT-MRAM

Simon Van Beek¹, Kaiming Cai¹, Farrukh Yasin^{1,1}, Hubert Hody¹, Giacomo Talmelli², Van Dai Nguyen¹, Anna Trovato¹, Nathali Franchina¹, Alvaro Palomino¹, Kurt Wostyn¹, Siddharth Rao¹, Gouri Sankar Kar², Sebastien Couet¹

¹imec, ²IMEC

We demonstrate the functionality of an extreme perpendicular spin-orbit torque (SOT)-MRAM where the SOT layer and magnetic tunnel junction (MTJ) pillar exhibits comparable dimensions. This novel design leads to a significant reduction in the power consumption (63% decrease), an enhancement in endurance (>10¹⁵ cycles), and a reduction in bit-cell area.

3:15 PM

39-4 The First CMOS-Integrated Voltage-Controlled MRAM with 0.7ns Switching Time

Haris Suhail¹, Haoran He¹, Jiyue Yang¹, Qingyuan Shu¹, Chih-Yao Wang², Shan-Yi Yang², Yu-Chen Hsin², Cheng-Yi Shih², Hsin-Han Lee², Di Wu¹, Albert Lee¹, Jeng-Hua Wei², Puneet Gupta¹, Kang L. Wang¹, Sudhakar Pamarti¹

¹University of California, Los Angeles, CA, USA, ²Industrial Technology Research Institute, Hsinchu, Taiwan

In this paper, we present the first CMOS-integrated VC-MRAM. The VC-MRAM shows an ultra-fast 700ps switching time using 1.8V write voltage. The switching time has good uniformity, and 92% switching probability is achieved across the array. Reliability of >10¹¹ write cycles and read time of 8.5ns are demonstrated. 3:40 PM

39-5 BEOL Compatible High-Performance Monolayer WSe₂pFETs with Record G_m =190 μS/μm and I_{on} =350 μA/μm by Direct-Growth on SiO₂ Substrate at Reduced Temperatures

Xin Wang^{1,2}, Xinhang Shi², Xiong Xiong¹, Ru Huang¹, Yanqing Wu¹

¹Peking University, ²Huazhong University of Science and Technology

We reported the low temperature synthesis of monolayer p-type WSe₂ crystals directly on SiO₂ via non-local heating. Record-high g_m of 190 μ S/ μ m and I_{on} of 350 μ A/ μ m of the 100 nm pFET at V_{ds} =-1 V are demonstrated based on monolayer WSe₂ grown on 5 nm SiO₂ dielectric at 450 °C.

4:05 PM

39-6 First Demonstration of Top-Gate Indium-Tin-Oxide RF Transistors with Record High Cutoff Frequency of 48 GHz, Id of 2.32 mA/ μm and gm of 900 μ S/ μ m on SiC Substrate with Superior Reliability at 85 °C

Qianlan Hu¹, Chengru Gu², Shiyuan Liu¹, Min Zeng², Shenwu Zhu², Jiyang Kang², Ranhui Liu², Wenjie Zhao², Anyu Tong¹, Qijun Li², Tianyue Fu¹, Ru Huang¹, Yanqing Wu¹

¹Peking University, ²Huazhong University of Science and Technology

We demonstrate high performance and high reliability ITO transistor on SiC substrate with record-high I_d of 2.32 mA/mm and g_m of 900 mS/mm at V_{ds} = 1 V at 85 °C. Record high f_T up to 48 GHz has also been achieved, the highest among all amorphous oxide semiconductor transistors.

Session 40: Optoelectronics, Displays, and Imaging Systems (ODI) - Image sensors 1:30 PM, Continental 6

Co-Chairs: Pierre Magnan, ISAE-Supaero and Jun Ogi, Sony Semiconductor Solutions

This session includes 6 papers describing the most recent advances in the field of Image Sensors. The first paper by Lee from Samsung Electronics describes a 0.5 µm pixel, 3 layers-stacked, CMOS Image Sensor (CIS) with in-pixel Cu-Cu bonding technology featuring improved conversion gain and noise. The two next papers present new achievements in the area of Voltage Domain Global Shutter (VDGS) CIS. In the second paper, Gao from Omnivision presents a 2.2 µm - 2 layer stacked High Dynamic Range VDGS CIS with 1x2 shared structure offering Dual Conversion Gain and achieving low FPN. In the third paper, Malinge from STMicroelectronics presents a 2.16 µm 6T BSI VDGS CIS using Deep Trench Capacitors and achieving 90 dB Dynamic range (DR) using spatially-split exposure. In the fourth paper, Berkovich from Meta presents a 2 Megapixel - 4.23 µm pixel pitch - offering block-parallel A/D architecture and featuring programmable sparse-capture with a fine grain gating scheme for power saving. The next paper, by Shirahige from Canon, introduces a new Twisted Photodiode CIS structure - 6 µm pixel pitch - enabling all-directional autofocus for high speed and accuracy and 95 dB DR. Finally Shan, from Shanghai Jiao Tong University, presents a 64x64 pixels organic imager prototype based on a novel hole transporting layer (HTL)-free structure achieving highest record low light performances.

1:35 PM

40-1 A 0.5μm Pixel 3-layer Stacked CMOS Image Sensor with Deep Contact and In-pixel Cu-Cu Bonding Technology

Gwi-Deok Ryan Lee^{1,1}, Dae-Hoon Kim¹, Doowon Kwon¹, Jong-Eun Park¹, Dongseok Cho¹, Jeongsoon Kang¹, Gyunha Park¹, Junha Kang¹, Minho Jang¹, Seungjae Oh¹, Doyeon Kim¹, Sol Yoon¹, Yongjun Kim¹, Sejin Park¹, Kyungtae Lim¹, Dongjun Oh¹, Sooyoung Kang¹, Keunhyoung Park¹, Changhwa Kim¹, Hyoju Kim¹, Taeyeong Kim¹, Kyu-Ha Lee¹, Hyoukyung Cho¹, Son-Kwan Hwang¹, Hojin Lee¹, Jae-kyu Lee¹, Hyunchul Kim¹, Chang-rok Moon¹, Jaihyuk Song¹

¹Samsung Electronics

64Mp CIS with 0.5um pixels has been developed with three wafer layers. The RTS noise was reduced by 85% compared to ones of the conventional structure with over 6,000e- FWC. The FD conversion gain was improved by 67% with the Miller effect due to the reduction of the DCNT capacitance.

2:00 PM

40-2 A 2.2μm 2-Layer Stacked HDR Voltage Domain Global Shutter CMOS Image Sensor with Dual Conversion Gain and 1.2e- FPN

Zhe Gao¹, Geunsook Park¹, Linda Fu¹, Genis Chapinal¹, Joseph Yang¹, Tom Freson¹, Qing Qin¹, Jiayu Guo¹, Fan Zhu¹, Shaomin Ding¹, Zhiqiang Lin¹, Alan Chih-Wei Hsiung¹, Keiji Mabuchi¹, Tomas Geurts¹, Lindsay A. Grant¹, T.J. Dai¹

¹OMNIVISION

The world's smallest HDR voltage-domain global shutter image sensor with 2.2µm pixel pitch was fabricated based on a 2-layer stacking process. This design features single exposure dual conversion gain capture, dual exposure capture and low noise performance, i.e. 1.2e-rms of pixel level fixed pattern noise and 3.8e-rms of temporal noise.

2:25 PM

40-3 2.16µm @ Back Side Illuminated Voltage Domain Global Shutter CMOS Image Sensor with single silicon layer pixel

Pierre Malinge¹, Frederic Lalanne², Didier Herault², Thomas Ferrotti¹, Laurent Simony², Stephanie Bigault¹, Julien Favreau¹, Thomas Nassiet¹, Yolene SACCHETTINI¹, Christine Augier¹, Stephane Ricq¹, Patrice Waltz¹, Florent Brun¹, Nicolas Roux¹, Arnaud Glais¹, Gregory Roffet¹, Lookah Chua¹, Jansen Reyes Duey¹, Arnaud Tournier

¹STMicroelectronics, ²STmicroelectronics

We present the smallest 2.16µm pitch voltage domain global shutter pixel built on a single silicon layer. A novel pixel architecture is used along a very dense front-end capacitor integration, leading to the smallest sensor size for the given 800x700 resolution, with high quantum efficiency and spatial resolution at 940nm.

3:15 PM

40-4 A 3D-Integrated 2-Megapixel Imager with Sparse Capture and Fine-Grain Power Gating Andrew Berkovich¹, Shlomo Alkalay¹, Tsung-Hsun Tsai¹, Chiao Liu¹, Mika Laiho², Ari Paasio², Jonne Poikonen², Mika Grönroos², Mika Kutila², Petteri Mäki², Mika Naula², Tero Säntti², Tuomo Komulainen² ¹Meta, ²Kovilta Oy

We present a 3D integrated 2-megapixel image sensor with programmable sparse capture, fine grain power gating, and block-parallel ADC architecture. Several power gating mechanisms are combined to minimize energy and readout latency for specified sampling patterns. We demonstrate >7x reduction in frame energy and readout latency.

3:40 PM

40-5 Cross Dual-Pixel Twisted-Photodiode Image Sensor for All-Directional Auto Focus

Daiki Shirahige¹, Koichi Fukuda¹, Hajime Ikeda¹, Yusuke Onuki¹, Ginjiro Toyoguchi¹, Hiroshi Sekine¹, Shuhei Hayashi¹, Kohei Okamoto¹, Shunichi Wakashima¹, Ryo Yoshida¹, Junji Iwata¹, Yasushi Matsuno¹, Katsuhito Sakurai¹, Hiroshi Yuzurihara¹, Takeshi Ichikawa¹

¹Canon Inc.

We present a newly developed CMOS image sensor with high AF performance based on a twisted PD structure, in which the photodiode is twisted by 90 degrees. The proposed structure realizes PDAF at all pixels and in all directions, and the minimum AF illuminance level of 0.007 lux is achieved.

4:05 PM

40-6 Organic Active-Matrix Imager with Ultra-low Illumination Detection Capacity for Lens-Free Optical Analysis

Tong Shan¹, Jun Li¹, Chao Zhou¹, Fangyuan Chang¹, Xiaojun Guo¹ Shanghai Jiao Tong University

A novel structure of hole transporting layer-free is developed for organic photodiodes (OPDs), which effectively reduces the dark current and boosts the photocurrent simultaneously. An active-matrix imaging array prototype is developed with imaging capacity under ultra-low light intensity (4 nW cm⁻²). Our demo shows versatile applicability for lens-free optical analysis.

Session 41: Reliability Of Systems and Devices (RSD) - Reliability of TFT and GaN Devices

1:30 PM, Continental 7-9

Co-Chairs: William Vandendaele, CEA-Leti and Inanc Meric, Intel

This session covers "Reliability of TFT and GaN transistors" and consists of six papers, four focusing on Semiconductor Oxide TFT reliability and two on GaN HEMT reliability and thermal management. The first paper on TFT reliability shows the reduction of BTI and an improved lon/loff ratio on InGaO-based TFT using Fluorine doping. The second paper of the session presents a novel ITO-IGZO bilayer channel using DG (Double Gate) integration that improves immunity to PBS/NBS degradation and enables low thermal budget IGZO FeFET processing. The third paper proposes a combined use of DG operation and W-doping to mitigate BTI and HCD effects in In2O3 based TFTs. The final paper on TFT devices investigates the IGZO channel thickness influence on LFN and BTI degradation. The next two papers address new findings on GaN HEMTs reliability. The fifth paper of the session presents an understanding of the lateral ON-state breakdown in GaN HEMT based on charge redistribution in the back-barrier. The final paper highlights measurement and modeling of thermal management in GaN HEMTs by optimized utilization of multi-finger configuration.

1:35 PM

41-1 Fluorine Anion-Doped Ultra-Thin InGaO Transistors Overcoming Mobility-Stability Trade-off Jie Zhang^{1,2}, Zhuocheng Zhang¹, Hongyi Dou¹, Zehao Lin¹, Ke Xu¹, Weifeng Yang², Xinghang Zhang¹, Haiyan Wang¹, Peide D Ye¹

¹Purdue university, ²Xiamen University

We report the first demonstration of BEOL-compatible ultra-thin (~3 nm) fluorine-doped InGaO TFTs with Lch down to 60 nm, achieving E-mode operation with highest lon/loff and remarkably high degree of thermal and bias stability. This study provides a new research direction of overcoming mobility-stability trade-off by anion-doping techniques.

2:00 PM

41-2 Negative-U Defect Passivation in Oxide-Semiconductor by Channel Defect Self Compensation Effect to Achieve Low Bias Stress V_{TH} Instability of Low-Thermal Budget IGZO TFT and FeFETs Chun-Kuei Chen¹, Zefeng Xu¹, Sonu Hooda¹, Jieming Pan¹, Evgeny Zamburg¹, Aaron Voon-Yew Thean¹ ¹National University of Singapore

Here, we elucidate the fundamental reliability mechanism in oxide-semiconductor to improve interface/bulk-induced V_{TH} degradation. We provide insights into the ITO-IGZO channel defect-self compensation effect to passivate channel negative-U defects effectively. Our DG ITO-IGZO devices achieved a record-low NBS/PNS V_{TH} shift of 30mV, a 10x NBS/PBS improvement against the mono-IGZO devices.

2:25 PM

41-3 Improved Reliability and Enhanced Performance in BEOL Compatible W-doped In₂O₃ Dual-Gate Transistor

Khandker Akif Aabrar¹, Sharadindugopal Kirtania¹, Sunbin Deng¹, Gihun Choe¹, Asif Islam Khan¹, Shimeng Yu¹, Suman Datta¹

¹Georgia Institute of Technology

We investigate both hot carrier induced degradation (HCD) and positive bias stress instability (PBTI) in backend-of-the-line (BEOL) compatible tungsten-doped In_2O_3 (IWO) dual-gate field effect transistor (DG-FET) with scaled-EOT(1.18nm) gate stack. The DG-FET shows simultaneous improvement in threshold voltage (V_T) stability and enhancement in device performance. The DG-FET exhibits 11mV V_T-shift under 4.24 MV/cm oxide field (E_{ox}=V_{overdrive}/EOT) stress for 1Ks, while exhibiting drive current gain of 3x over the back-gate (BG) FET. This makes the IWO DG-FET a viable BEOL transistor candidate for enabling next generation monolithic 3D (M3D) ICs.

3:15 PM

41-4 Unveiling the Influence of Channel Thickness on PBTI and LFN in Sub-10 nm-thick IGZO FETs: A Holistic Perspective for Advancing Oxide Semiconductor Devices

Gan Liu¹, Qiwen Kong², Xiaolin Wang³, Yi-Hsin Tu¹, Zijie Zheng³, Chen Sun¹, Dong Zhang¹, Yuye Kang¹, Kaizhen Han³, Gengchiau Liang¹, Xiao Gong¹

¹National University of Singapore, ²National University of Singapore, ³National University of Singapore

In this work, we present the first systematic and comprehensive investigation into the impact of channel thickness (t_{CH}) on the positive bias temperature instability (PBTI) and low frequency noise (LFN) of Indium-Gallium-Zinc-oxide (IGZO) FETs with sub-10 nm t_{CH} . This work highlights the significance of adopting a holistic approach to understanding and optimizing device performance in advancing oxide semiconductor device technology.

3:40 PM

41-5 Charge Movement in Back Barrier Induced Time-Dependent On-State Breakdown of GaN HEMT Hao Yu¹, Jingtian Fang², Bjorn Vermeersch¹, Uthayasankaran Peralagu¹, Han Han¹, Olivier Richard¹, Alireza Alian¹, Nelson de Almeida Braga², Babak Kazemi Esfeh¹, Sourish Banerjee¹, Erik Bury¹, Bertrand Parvais^{1,3}, Nadine Collaert¹

¹imec, ²Synopsys, ³VUB

We elucidate a mechanism behind time-dependent on-state breakdown of GaN HEMTs, where the time-to-failure varies from sub-µs to hundreds of seconds. We reveal that the breakdown is sequentially caused by charge movement in the back barrier (BB), drain-corner electric field densification, impact ionization, and avalanche breakdown.

4:05 PM

41-6 Thermal Management in Multi Finger GaN on Si HEMTs: Understanding and Mitigating Self Heating and Thermal Crosstalk for Enhanced Device Reliability, Jaeyong Jeong¹, Sung Joon Choi¹, Joonsup Shim¹, Eunjung Kim¹, Seong Kwang Kim¹, Bong Ho Kim¹, Joon Pyo Kim¹, Yoon-Je Suh¹, Woo Jin Beak¹, Dae-Myeong Geum², Yumin Koh³, Donghyun Kim³, Sanghyeon Kim¹
¹KAIST, ²Chungbuk National University, ³KANC

This study examines thermal mechanisms in single and multi-finger GaN-on-Si HEMTs, using high-resolution thermoreflectance microscopy. We find multi-finger device reliability differs from single-finger ones and identify the unique reliability degradation mechanism for multi-finger GaN-on-Si HEMTs. To address thermal crosstalk, we propose a novel non-uniform multi-finger configuration and validate its enhanced reliability. These insights could help overcome performance and reliability issues caused by thermal effects in various power and GaN devices.

Executive Committee

General Chair

Dina Triyoso TEL Technology

Center, America, LLC

Technical Program Chair Kirsten Moselund Paul Scherrer Institute (PSI) / EPFL

Technical Program Vice Chair Jan Hoentschel GlobalFoundries

Publications Chair Marvin Chang TSMC

Publications Co-Chair Rihito Kuroda Tohoku University

Publicity Chair Jungwoo Joh, Texas Instruments Publicity Co-Chair Kang-ill Seo Samsung

Courses Chair

Gaudenzio Meneghesso University

of Padova

Courses Co-Chair (Short Courses)

Dechao Guo, IBM

Courses Co-Chair (Tutorials) Jean Anne Incorvia, University of

Texas Austin

Focus Session and Special Events

Chair

Geert Eneman IMEC

Focus Session & Special Events

Co-Chair

Srabanti Chowdhury Stanford

University

Virtual Arrangements Chair

Uygar Avci Intel

Asian Arrangements Chair

Sandy Liao TSMC

Asian Arrangements Co-Chair

Chan Lim, Hynix

European Arrangements Chair Kirsten Wedie-Zaage, University of

Hannover

European Arrangements Co-Chair

John Paul Strachan

Forschungszentrum Juelich

Advanced Logic Technology

Naomi Yoshida, Chair

AMAT

Robert Clark

TEL

Paul Grudowski

NXP

Byounghak Hong

Samsung

Tenko Yamashita

IBM

Qianqian Huang Peking University

Xiuling Li UT Austin

Lars Liebemann

Intel

Bich-Yen Nguyen

SOTIEC

You-Seok Suh Qualcomm

Kazuyuki Tomida

Rapidus

Anne Vandooren

Imec

Maureen Wang

TSMC

Emerging Device and Compute Technology

Elena Gnani, *Chair* University of Bologna

Hyejung Choi SK_Hynix

Veeresh Deshpande

IIT Bombay

Gage Hills Harvard

Louis Hutin CEA-Leti Deep Jariwala

University of Pennsylvania

Jaehyun Park Samsung

Tania Roy Duke University

Amir Sammak QuTech (TNO) Uwe Schroeder NamLab

Qiming Shao

Hong Kong University of Science

and Technology

Han Wang

University of Southern California

Tomonari Yamamoto Tokyo Electron Ltd.

Memory Technology

Hsiang-Lan Lung, Chair

Macronix

Wanki Kim Samsung

imec

Suock Chung

SK Hynix

Yu-Ming Lin TSMC

Swati Saha Infineon

Shosuke Fujii

Kioxia

Zhiqiang Wei

Haitao Liu Micron Avalanche Technology

Maarten Rosmeulen

Nanbo Gong

IBM

Andrea Redaelli

STM DerChang Kau

Intel

Wenke Weinreich FhG IPMS

Modeling and Simulation

Zlatan Stanojevic, Chair Global

TCAD Solutions (GTS)

Giuseppe lannaccone University of Pisa

Mincheol Shin KAIST

Jiezhi Chen Irena Knezevic

Shandong University

University of Wisconsin

Francois Triozon

CEA-Leti

Vita Pi-Ho Hu

National Taiwan University

Roza Kotlyar

Intel

Devin Verreck

imec

Bing Huang

Beijing Computational Science

Research Center

Andries Scholten

NXP

Tzer-Min Shen

TSMC

Jing Wang NVIDIA

Neuromorphic Computing

Sangbum Kim, Chair

Seoul National University

Kerem Camsari

UCSB

Duygu Kuzum

UCSD

Gina Adam

George Washington University

Martin Frank

IBM

Jianshi Tang Tsinghua Univ

Sapan Agarwal

Sandia

Hidehiro Fujiwara

TSMC

Po-Hao Tseng Macronix

Vineet Agrawal

Infineon

Daniele lelmini

Politecnico Milano

Eric Vogel Georgia Tech

Sanghyeon Kim

KAIST

Optoelectronics, Displays, and Imaging Systems

Lucio Pancheri, *Chair* Keiji Mabuchi

University of Trento Omnivision Technologies

Andreas Mai

IHP microelectronics

In-Sung Joe Samsung Pierre Magnan Supaero-ISAE Rainer Minixhofer AMS OSRAM Kazuko Nishimura

Panasonic Jamie Phillips

University of Delaware

Ning Xie

Pengyan Wen

Sergey Velicko Sony

ON semiconductor

Chinese Academy of Sciences

Tongji University in Shanghai

Douglas Paul

Jun Ogi

University of Glasgow

Power, Microwave/Mm-Wave and Analog Devices/Systems

Olga Spahn Blum, Chair Brianna Klein

ARPA-e Sandia National Labs Takumi Tsutsumi

NTT

Ozgur Atkas Takuya Maeda

Trasphorm University of Tokyo Andrei Vescan **RWTH Aachen**

Pascal Chevalier Akira Nakajima

STM **AIST** Hongping Zhao

Ohio State University

Troy Olsson Rongming Chu

Penn State University of Pennsylvania Cezar Zota

Veronique Sousa

CEA-Leti

IBM

Bonnie Weir

Reliability of Systems and Devices

Pei-Jean Liao, Chair

Azad Naeemi Brecht Truijen **TSMC**

Georgia Tech imec

KyoungChul Jang

SK Hynix Francesco Puglisi William Vandendaele

University of Modena and Reggio CEA-Leti

Ming-Yi Lee Emilia

Macronix Michael Waltl TU Wien

Susanna Reggiani Inanc Meric University of Bologna

Intel

Carmine Miccoli Gerhard Rzepa **Broadcom**

Global TCAD Solutions Micron

Sensors, MEMs, and Bioelectronics

Xiaoting Jia Rama Vetury Arvind Balijepalli, Chair Virginia Tech NIST **Akoustis**

Xuexin Duan Sheng-Shian Li Man Wong

Tianjin Univ. National Tsing Hua University **HKUST**

Marc Faucher Mina Rais-Zadeh Itaru Yanagi **CNRS** Michigan University, NASA Hitachi

Zhu Yao A*STAR Philip Fena Marco Tartagni

University of Bologna University of Florida